SCR MAL GENERAL GENERA

SCR MANUAL SIXTH EDITION


Prepared by Application Engineering Centers Auburn, New York and Paris, France

Editors:

D.R. Grafham Mgr., Application Eng. - Paris F.B. Golden Mgr., Application Eng. - Auburn

Contributing Authors:

A. P. Connolly R. W. Fox J.C. Hey D. R. Gorss S. R. Korn R. E. Locher



Layout Design: D. K. Barney

Production: S. Babiarz D. Farrell D. J. Prillaman quantum electronics



WEST GENESEE STREET AUBURN N.Y. 13021 SEMICONDUCTOR PRODUCTS DEPARTMENT

GENERAL & ELECTRIC

SCR MANUAL SIXTH EDITION

The circuit diagrams included in this manual are for illustration of typical semiconductor applications and are not intended as constructual information. Although reasonable care has been taken in their preparation to assure their technical correctness, no responsibility is assumed by the General Electric Company for any consequences of their use.

The semiconductor devices and arrangements disclosed herein may be covered by patents of General Electric Company or others. Neither the disclosure of any information herein nor the sale of semiconductor devices by General Electric Company conveys any license under patent claims covering combinations of semiconductor devices with other devices or elements. In the absence of an express written agreement to the contrary, General Electric Company assumes no liability for patent infringement arising out of any use of the semiconductor devices with other devices or elements by any purchaser of semiconductor devices or others.

Copyright © 1979

by the

General Electric Company

FOREWORD

TO THE FIFTEENTH ANNIVERSARY EDITION OF THE SCR MANUAL

Publication of this 6th Edition marks sixteen years since General Electric introduced the first commercial SCR. Though still a teenager, the SCR has grown to be the most prominent semiconductor device for

static power conversion and control.

The fast-growing success of the SCR is paralleled by the growth of the General Electric SCR Manual. First published as an application note in 1958, the General Electric SCR Manual has been periodically revised, maintaining the basic theme of a practical, rather than theoretical, circuit and application guide for design engineers, students, teachers, and experimenters. This Edition is written by a group of engineers who, figuratively, live in the solid state power conversion arena. They are in constant touch with equipment designers and, as such, are exposed to the varied circuit problems and decisions peculiar to the application of power semiconductor devices. These authors have gained their insight and experience by contributing to literally thousands of successful design projects involving thyristors in addition to drawing on the experience and work of their predecessors.

The previous Edition has been completely reviewed in detail. Much that is new has been added, reflecting the polish that SCR applications have acquired in the past five years. These changes do not stand out as new chapters, rather, each chapter has had the additional or revised information blended in with that which remains current and valid. For those of you who have used previous editions the format remains intact to maintain any familiarity you may have developed.

The dual trends of increasing performance in military and industrial SCR's on the one hand and the shift to fabrication techniques which lend themselves to very high volume production of consumer and light industrial SCR's on the other hand are evident in the revisions to this manual. Considerably more detail is included on the parameters of SCR's along with application tips for the high performance SCR's. Information showing the designer how to approach optimum utilization of high volume, plastic encapsulated SCR's is also provided. Still, overall, considerable effort has been spent in keeping the SCR Manual concise and general in nature. For those desiring in-depth treatment of highly specialized subjects, we refer them to the comprehensive application notes and other manuals from G.E.

I sincerely hope that you will find this new Manual useful and informative.

J.W. Ritcey

General Manager

Semiconductor Products Department

Auburn, New York

This 6th Edition of the SCR Manual is dedicated to one of the most competent and diverse groups of engineers ever listed on one page...the previous contributors to the SCR Manual, who helped lay the foundation for this fascinating technology.

A. A. Adem
J. L. Brookmire
J. H. Galloway
F. W. Gutzwiller
E. K. Howell
D. V. Jones
H. Kaufman
H. R. Lowry
N. W. Mapham
J. E. Mungenast
R. M. Muth
T. A. Penkalski
G. E. Snyder
T. P. Sylvan
E. E. Von Zastrow

INTRODUCTION

We have not changed the SCR Manual for the sake of change. Rather we have folded into the fourth edition answers to questions which you, the equipment designers have been asking for the past few years. We have certainly included the device and circuit innovations of these past years. Finally, we have continued our past policy of presenting information in as clear, concise and uncomplicated a fashion as possible.

HOW TO LEARN ABOUT THE SCR

If you, the reader, are already familiar with the SCR and wish guidance in the design of practical applications, this Manual is ideal for your needs. If you wish more detailed information on a specialized subject, consider the references listed at the end of each chapter, as well as the comprehensive list of General Electric application notes (p.658) which are available on request.

If you wish to explore thyristors in a more analytical sense, either as a semiconductor or as a circuit element, we refer you to "Semiconductor Controlled Rectifiers... Principles and Applications of p-n-p-n Devices," a book published by Prentice-Hall, Englewood Cliffs, New Iersev.

If you have heard of the SCR but would like to start from scratch in learning how it can help you, we suggest that you obtain a copy of the General Electric "Electronics Experimenters' Circuit Manual." This manual describes some 40 ingenious circuits and projects useful in




teaching the fundamentals of electronics while constructing projects having lasting value in the automobile, home, workshop and campsite. This book was written by our application engineers on the assumption that the reader, although learned in his own field of competence, is new to the SCR and other semiconductors as well.

A BRIEF DESCRIPTION OF THE SCR

The SCR is senior and most influential member of the thyristor family of semiconductor components. Younger members of the thyristor family share the latching (regenerative) characteristics of the SCR. They include the triac, bidirectional diode switch, the silicon controlled switch (SCS), the silicon unilateral and bilateral switches (SUS, SBS), and light activated devices like the LASCR. Most recent additions to the thyristor family are the complementary SCR, the programmable unijunction transistor (PUT) and the "assymmetrical trigger."

Let's go back to the head of the family after whom this Manual was named. The SCR is a semiconductor . . . a rectifier . . . a static latching switch . . . capable of operating in microseconds . . . and a sensitive amplifier. It *isn't* an overgrown transistor, since it has far greater power capabilities, both voltage and current, under both continuous and surge conditions, and can control far more watts per dollar.



As a silicon semiconductor—the SCR is compact, static, capable of being hermetically sealed, or passivated, silent in operation and free from the effects of vibration and shock. A properly designed and fabricated SCR has no inherent failure mechanism. When properly chosen and protected, it should have virtually limitless operating life even in harsh atmospheres. Thus countless billions of operations can be expected, even in explosive and corrosive environments.

As a rectifier—the SCR will conduct current in only one direction. But this serves as an advantage when the load requires DC, for here the SCR serves both to control and rectify—as in a regulated battery charger.

As a *latching switch*—the SCR is an ON-OFF switch, unlike the vacuum tube and transistor which are basically variable resistances (even though they too can be used as on-off switches). The SCR can be turned on by a momentary application of control current to the gate (a pulse as short as a fraction of a microsecond will do), while tubes or transistors (and the basic relay) require a continuous ON signal. In short the SCR *latches* into conduction, providing an inherent memory useful for many functions. The SCR can be turned ON in about one microsecond, and OFF in 10 to 20 microseconds; further improvements in switching speed are being made all along.

Just as a switch or relay contact is commonly rated in terms of the current it can safely carry and interrupt, as well as the voltage at which it is capable of operating, the SCR is rated in terms of peak voltage and forward current. General Electric offers a complete family of SCR's with current carrying capacities from ¼ amp to 2000 amps RMS, and up to 5000 volts at this writing. Higher voltage and current loads are readily handled by series and parallel connection of SCR's.

As an *amplifier*—the smallest General Electric SCR's can be latched into conduction with control signals of only a few microwatts and a few microseconds duration. These SCR's are capable of switching 100's of watts. The resulting control power gain of over 10 million makes the small SCR one of the most sensitive control devices available. With a low cost unijunction transistor firing circuit driving the larger SCR's, stable turn-on control power gains of many billions are completely practical. This extraordinary control gain makes possible inexpensive control circuits using very low level signals, such as produced by thermistors, cadmium sulfide light sensitive resistors, and other transducers.

Most of the foregoing list of assets of the SCR apply equally well to the other members of the thyristor family as you will see in this Manual. Meanwhile the shortcomings and limitations of thyristors become less significant as the years pass. Newly introduced high voltage and bidirectional types lift the transient and operating voltage barriers. High speed thyristors allow operation at ultrasonic frequencies and under severe dynamic conditions, and lower semiconductor costs permit use of higher current rated thyristors instead of critically designed and expensive overcurrent protection systems.

Best of all, SCR's and thyristors for every type of application . . . industrial, military, aerospace, commercial, consumer . . . are *more economical than ever*. Best indication of this is the rapidly increasing tempo of applications of the new plastic-encapsulated thyristors in high volume consumer applications where every penny is critical.

Here are just some of the conventional types of controls and elements that thyristors are busy replacing and improving upon:

Thyratrons Relays Magnetic Amplifiers Ignitrons M-G Sets Rheostats Power Transistors Motor Starters Transformers Limit Switches Constant Voltage Transformers Saturable Reactors Contactors Variable Autotransformers Fuses Timers Vacuum Tubes Thermostats Mechanical Speed Changers Centrifugal Switches **Ignition Points**

Welcome to the exciting world of the thyristor family, its circuits and applications. Please bear in mind that the material in this Manual is intended only as a general guide to circuit approaches. It is not allencompassing. However, our years of experience in offering application help have shown that, given some basic starting points like those in this Manual, you the circuit designer inevitably come up with the best, and often unique, approach for your particular problems.

We, in particular, would like to direct your attention to Chapter 20, "Selecting the Proper Thyristor and Cheeking the Completed Circuit Design." Here, we have tried to pull together a roadmap of the route to successful design with thyristors avoiding the pitfalls we, and others, have learned the hard way.

1. CONSTRUC	CTION AND BASIC THEORY OF OPERATION	1
1.1	What is a Thyristor?	1
1.2	Classification of Thyristors	1
1.3	Two Transistor Analogy of PNPN Operation	1
1.4	Reverse Blocking Thyristor (SCR) Turn-Off Mechanism	4
1.5	Improvements for Dynamic SCR Operation	4
1.6	V-I Characteristics of Reverse Blocking Triode or	10.6
1.0	Tetrode Thyristors	10
1.7	Gate Turn-Off Switch or Gate Controlled Switch	12
1.8	Thyristor Used as a Remote Base Transistor	13
1.9	Thyristor Construction	14
1.9.1	Pellet Fabrication	14
1.9.2	Pellet Encapsulation	16
1.10	Comparison of Thyristors With Other Power	
	Semiconductors	20
2 CYMDOLC		22
2. SIMBULS 2.1	AND TERMINOLOGY	23
2.1	Semiconductor Graphical Symbols	27
2.2.1	SCR Terminology	27
2.2.1	Subscripts Characteristics and Ratings	27
2.2.3		33
2.2.4	Letter Symbol Table General Letter Symbols	34
		34
	AND CHARACTERISTICS OF THYRISTORS	35
3.1	Junction Temperature	35
3.2	Power Dissipation	36
3.3	Thermal Resistance	37
3.4	Transient Thermal Impedance	37
3.4.1	Introduction	37
3.4.2	The Transient Thermal Impedance Curve	38
3.4.3	The Effect of Heatsink Design on the Transient	47
0 =	Resistance Curve	41
3.5	Recurrent and Non-Recurrent Current Ratings	42
3.5.1	Introduction	42
3.5.2	Average Current Rating (Recurrent)	43
3.5.3	RMS Current (Recurrent)	44
3.5.4	Arbitrary Current Waveshapes and Overloads (Recurrent)	45
3.5.5	Surge and I ² t Ratings (Non-Recurrent)	45
3.6	Basic Load Current Rating Equations	47
3.6.1	Introduction	47
3.6.2	Treatment of Irregularly Shaped Power Pulses — Approximate Method	47
3.6.3	Resistance Welding Ratings for Recurrent	
	Pulse Bursts	51
3.7	Recurrent and Non-Recurrent di/dt Ratings	52
3.7.1	Introduction	52
3.7.2	Industry Standard di/dt Rating (Recurrent)	53

3.7.3	Concurrent di/dt Rating (Recurrent)	54
3.7.4	Industry Standard di/dt Rating (Gate Triggered — Non-Recurrent)	55
3.7.5	Industry Standard di/dt Rating (V _(BO)	00
	Triggered – Non-Recurrent)	55
3.7.6	Turn-On Voltage	55
3.8	High Frequency Current Ratings	56
3.8.1	High Frequency Sinusoidal Waveshape Current Ratings	56
3.8.2	High Frequency Rectangular Waveshape	
	Current Ratings	58
3.9	Voltage Ratings	60
3.9.1	Reverse Voltage (V _{RRM}) and (V _{RSM})	61
3.9.2	Peak Off-State Blocking Voltage (VDRM)	61
3.9.3	Peak Positive Anode Voltage (PFV)	61
3.9.4	Voltage Ratings for High Frequency,	
	Blocking Power Limited SCR's	62
3.10	Rate of Rise of Off-State Voltage (dv/dt)	63
3.10.1	Static dv/dt Capability	64
3.10.2	Reapplied dv/dt	65
3.10.3	Triac Commutating dv/dt	66
3.11	Gate Circuit Ratings	67
3.12	Holding and Latching Current	67
3.13	Reverse Recovery Characteristics	68
4. GATE TRIC	GER CHARACTERISTICS, RATINGS AND METHODS	71
4.1	GER CHARACTERISTICS, RATINGS AND METHODS The Triggering Process	71 71
4.1 4.2	GER CHARACTERISTICS, RATINGS AND METHODS	
4.1	GER CHARACTERISTICS, RATINGS AND METHODS The Triggering Process	71
4.1 4.2	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point	71 73
4.1 4.2 4.2.1 4.2.2 4.2.3	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering	71 73 73
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering	71 73 73 74
4.1 4.2 4.2.1 4.2.2 4.2.3	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance	71 73 73 74 74
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance	71 73 73 74 74 76
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3 4.3.1	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance	71 73 73 74 74 76 76
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3 4.3.1 4.3.2 4.3.3 4.3.4	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit	71 73 73 74 74 76 76 77
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias	71 73 73 74 74 76 76 77 78
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3 4.3.1 4.3.2 4.3.3 4.3.4	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias	71 73 73 74 74 76 76 77 78 79
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit	71 73 74 74 76 76 77 78 79
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias	71 73 74 74 76 76 77 78 79 79
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit DC Gate Triggering Specifications Load Lines	71 73 74 74 76 76 77 78 79 79 81 84
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4 4.5	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit DC Gate Triggering Specifications Load Lines Positive Gate Voltage That Will Not Trigger SCR	71 73 74 74 76 76 77 78 79 79 81 84 85
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4 4.5 4.6	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit DC Gate Triggering Specifications Load Lines	71 73 74 74 76 76 77 78 79 79 81 84 85 85
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4 4.5 4.6 4.7	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit DC Gate Triggering Specifications Load Lines Positive Gate Voltage That Will Not Trigger SCR Pulse Triggering Anode Turn-On Interval Characteristics	71 73 74 74 76 76 77 78 79 79 81 84 85 85 87
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4 4.5 4.6 4.7 4.8 4.9 4.10	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit DC Gate Triggering Specifications Load Lines Positive Gate Voltage That Will Not Trigger SCR Pulse Triggering Anode Turn-On Interval Characteristics Simple Resistor and RC Trigger Circuits	71 73 73 74 74 76 76 77 78 79 79 81 84 85 85 87 87
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4 4.5 4.6 4.7 4.8 4.9	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit DC Gate Triggering Specifications Load Lines Positive Gate Voltage That Will Not Trigger SCR Pulse Triggering Anode Turn-On Interval Characteristics Simple Resistor and RC Trigger Circuits Triggering SCR With a Negative Pulse	71 73 73 74 76 76 77 78 79 81 84 85 85 87 90
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4 4.5 4.6 4.7 4.8 4.9 4.10	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit DC Gate Triggering Specifications Load Lines Positive Gate Voltage That Will Not Trigger SCR Pulse Triggering Anode Turn-On Interval Characteristics Simple Resistor and RC Trigger Circuits	71 73 73 74 76 76 77 78 79 81 84 85 85 87 90 91
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4 4.5 4.6 4.7 4.8 4.9 4.10 4.11	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit DC Gate Triggering Specifications Load Lines Positive Gate Voltage That Will Not Trigger SCR Pulse Triggering Anode Turn-On Interval Characteristics Simple Resistor and RC Trigger Circuits Triggering SCR With a Negative Pulse	71 73 74 74 76 76 77 78 79 81 84 85 87 87 90 91 94
4.1 4.2 4.2.1 4.2.2 4.2.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.4 4.5 4.6 4.7 4.8 4.9 4.10 4.11 4.12	The Triggering Process SCR Gate-Cathode Characteristics Characteristics Prior to Triggering Characteristics at Triggering Point Characteristics After Triggering Effects of Gate-Cathode Impedance and Bias Gate-Cathode Resistance Gate-Cathode Capacitance Gate-Cathode Inductance Gate-Cathode LC Resonant Circuit Positive Gate Bias Negative Gate Bias Effects of Anode Circuit Upon Gate Circuit DC Gate Triggering Specifications Load Lines Positive Gate Voltage That Will Not Trigger SCR Pulse Triggering Anode Turn-On Interval Characteristics Simple Resistor and RC Trigger Circuits Triggering SCR With a Negative Pulse AC Thyratron-Type Phase Shift Trigger Circuits	71 73 73 74 76 76 77 78 79 81 84 85 85 87 90 91 94 95

4.14	Semiconductor Trigger-Pulse Generators	98
4.14.1	Basic Relaxation Oscillation Criteria	98
4.14.2	Unijunction Transistor	100
4.14.2.1	Basic UJT Pulse Trigger Circuit	102
4.14.2.2	Designing the Unijunction Transistor	
1.11.2.2	Trigger Circuit	103
4.14.3	Programmable Unijunction Transistor (PUT)	105
4.14.3.1	Designing the PUT Relaxation Oscillator	10.5
4.14.3.1		106
4144	and Timer Circuits	
4.14.4	Silicon Unilateral Switch (SUS)	109
4.14.5	Silicon Bilateral Switch (SBS)	110
4.14.6	Bilteral Trigger Diode (Diac)	110
4.14.7	Asymmetrical AC Trigger Switch (ST4)	111
4.14.8	Other Trigger Devices	112
4.14.9	Summary of Semiconductor Trigger Devices	112
4.15	Neon Glow Lamps as Trigger Devices	113
4.15.1	Neon Lamp Trigger Circuits	114
4.16	Pulse Transformers	115
4.17	Synchronization Methods	117
4.18	Trigger Circuits for Inverters	118
4.18.1	Transistorized Flip-Flops	118
4.18.2	PUT Flip-Flop Trigger Circuit	119
4.10.2		119
4.19	Pulse Amplification and Shaping	119
E DVNAMIC	AULADAGTERICTION OF CORL	100
	THARAITERINITIES HE NIER'S	
	CHARACTERISTICS OF SCR's	123
5.1	SCR Turn-Off Time, tq	123
5.1 5.1.1	SCR Turn-Off Time, t _q	123 124
5.1 5.1.1 5.1.2	SCR Turn-Off Time, t _q	123 124 125
5.1 5.1.1 5.1.2 5.1.3	SCR Turn-Off Time, t_q . SCR Turn-Off Time Definitions. Typical Variation of Turn-Off Time. Circuit Turn-Off Time (t_c) .	123 124 125 127
5.1 5.1.1 5.1.2 5.1.3 5.1.4	SCR Turn-Off Time, t_q SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (t_c) Feedback Diode	123 124 125 127 127
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2	SCR Turn-Off Time, t _q SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (t _c) Feedback Diode Turn-Off Methods	123 124 125 127 127 127
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1	SCR Turn-Off Time, t _q SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (t _c) Feedback Diode Turn-Off Methods Current Interruption	123 124 125 127 127
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2	SCR Turn-Off Time, t _q SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (t _c) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation	123 124 125 127 127 127
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1	SCR Turn-Off Time, t _q SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (t _c) Feedback Diode Turn-Off Methods	123 124 125 127 127 127 128
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2	SCR Turn-Off Time, t _q SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (t _c) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation	123 124 125 127 127 127 128 128
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3	SCR Turn-Off Time, t _q SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (t _c) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating	123 124 125 127 127 127 128 128
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3	SCR Turn-Off Time, t _q SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (t _c) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load	123 124 125 127 127 127 128 128 128
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (tc) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit	123 124 125 127 127 127 128 128 128
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (tc) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another	123 124 125 127 127 127 128 128 128 128
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (tc) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR	123 124 125 127 127 127 128 128 128
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (tc) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an	123 124 125 127 127 127 128 128 128 128 128
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (tc) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR	123 124 125 127 127 127 128 128 128 128
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (tc) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR Class E — External Pulse Source for	123 124 125 127 127 127 128 128 128 128 129 131
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (te) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR Class E — External Pulse Source for Commutation	123 124 125 127 127 127 128 128 128 128 129 131
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 5.3.6	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (te) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR Class E — External Pulse Source for Commutation Class F — AC Line Commutated	123 124 125 127 127 128 128 128 128 129 131 132
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 5.3.6 5.4	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (te) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR Class E — External Pulse Source for Commutation Class F — AC Line Commutated Rate of Rise of Forward Voltage, dv/dt	123 124 125 127 127 128 128 128 128 129 131 132 134 138 139
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 5.3.6 5.4 5.4.1	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (tc) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR Class E — External Pulse Source for Commutation Class F — AC Line Commutated Rate of Rise of Forward Voltage, dv/dt Reapplied dv/dt	123 124 125 127 127 128 128 128 128 129 131 132 134 138 139 140
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 5.3.6 5.4 5.4.1 5.5	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (te) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR Class E — External Pulse Source for Commutation Class F — AC Line Commutated Rate of Rise of Forward Voltage, dv/dt Reapplied dv/dt Rate of Rise of On-State Current, di/dt	123 124 125 127 127 128 128 128 128 129 131 132 134 138 139 140 141
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 5.3.6 5.4 5.4.1 5.5 5.5.1	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (te) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR Class E — External Pulse Source for Commutation Class F — AC Line Commutated Rate of Rise of Forward Voltage, dv/dt Reapplied dv/dt Rate of Rise of On-State Current, di/dt Solutions to the di/dt Problem	123 124 125 127 127 128 128 128 128 129 131 132 134 138 139 140 141 141
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 5.3.6 5.4 5.4.1 5.5 5.5.1 5.6	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (te) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR Class E — External Pulse Source for Commutation Class F — AC Line Commutated Rate of Rise of Forward Voltage, dv/dt Reapplied dv/dt Rate of Rise of On-State Current, di/dt Solutions to the di/dt Problem Reverse Recovery Characteristics	123 124 125 127 127 128 128 128 128 129 131 132 134 138 139 140 141 141 142
5.1 5.1.1 5.1.2 5.1.3 5.1.4 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 5.3.6 5.4 5.4.1 5.5 5.5.1	SCR Turn-Off Time, tq SCR Turn-Off Time Definitions Typical Variation of Turn-Off Time Circuit Turn-Off Time (te) Feedback Diode Turn-Off Methods Current Interruption Forced Commutation Classification of Forced Commutation Methods Class A — Self Commutated by Resonating the Load Class B — Self Commutated by an LC Circuit Class C — C or LC Switched by Another Load-Carrying SCR Class D — LC or C Switched by an Auxiliary SCR Class E — External Pulse Source for Commutation Class F — AC Line Commutated Rate of Rise of Forward Voltage, dv/dt Reapplied dv/dt Rate of Rise of On-State Current, di/dt Solutions to the di/dt Problem	123 124 125 127 127 128 128 128 128 129 131 132 134 138 139 140 141 141 142

6. SERIES A	ND PARALLEL OPERATION	149
6.1	Series Operation of SCR's	149
6.1.1	Need for Equalizing Network	150
6.1.2	Equalizing Network Design	152
6.1.2.1	Static Equalizing Network	152
6.1.2.2	Dynamic Equalizing Network	155
6.1.2.3	Other Voltage Equalizing Arrangements	159
6.1.3	Triggering Series Operated SCR's	160
6.1.3.1	Simultaneous Triggering Via Pulse	
(8)1	Transformer	160
6.1.3.2	Simultaneous Triggering by Means of Light	161
6.1.3.3	Slave Triggering for Series SCR's	163
6.1.3.4	The Triggering Pulse	165
6.2	Parallel Operation of SCR's	165
6.2.1	SCR Transient Turn-On Behavior	166
6.2.2	Direct Paralleling Using SCR's With Unmatched	100
0.2.2	Forward Characteristics and No Sharing	
	Networks	168
6.2.3	Use of SCR's With Matched Forward	100
0.2.0	Characteristics	173
6.2.4	External Forced Current Sharing	176
6.3	Triggering of Parallel Connected SCR's	178
0.5	ringgering of Taraner Connected SCR's	110
7. THE TRIA	C	181
7.1	Description	181
7.1.1	Main Terminal Characteristics	182
7.1.2	Gate Triggering Characteristics	183
7.1.3	Simplified Triac Theory	184
7.1.4	Commutation of Triacs	186
7.1.5	Triac Thermal Resistances	188
7.2	Use of the Triac	189
7.2.1	Static Switching	189
7.2.2	Firing With a Trigger Diode	191
7.2.3	Other Triggering Methods	192
7.3	Triac Circuitry	192
O STATIC CI	WITCHING CIRCUITS	195
8.1		
8.2	Introduction	195 195
8.2.1	Static AC Switches	195
0.2.1	Simple Triac Circuit and Inverse-Parallel	105
000	("Back-to-Back") SCR Connection	195
8.2.2	Static Switching With Separate Trigger Source	197
8.2.3	Alternate Connections for Full Wave AC	105
001	Static Switching	197
8.2.4	Triac Latching Technique	199
8.2.5	AC Static SPDT Switch	200
8.3	Negative Half Cycle SCR Slaving Techniques	200
8.3.1	SCR Slaving and Zero Voltage Switching	201
8.4	"One-Shot" SCR Trigger Circuit	202
8.5	Battery Charging Regulator	203
8.6	DC Static Switch	204
8.6.1	DC Latching Relay or Power Flip-Flop	205

8.7	Flasher Circuits	205
8.7.1	DC Flasher With Adjustable On & Off Time	205
8.7.2	Low Voltage Flasher	206
8.7.3	Sequential Flasher	207
8.7.4	Low Power Flasher	208
8.7.5	AC Flasher	208
8.8	Protective SCR Circuits	209
8.8.1	Overvoltage Protection on AC Circuits	209
8.8.2	SCR Current-Limiting Circuit Breakers	210
8.8.3	High Speed Switch or "Electronic Crowbar"	212
8.9	Ring Counters	213
8.9.1	Cathode Coupled Ring Counter	213
8.9.2	Anode Coupled Ring Counter	214
8.10	Time Delay Circuits	215
8.10.1	UJT/SCR Time Delay Relay	
8.10.2	AC Powered Time Delay Relay	216
8.10.3	Ultra-Precise Long Time Delay Relay	217
8.10.4	Time Delay Circuits Utilizing the Programmable	211
0.10.4	Unijunction Transistor (PUT)	218
2 10 4 1	20 Second Times	218
8.10.4.1	30 Second Timer	219
8.10.4.2	Long Delay Timer Using PUT	219
8.10.5	A 60-Second Time Delay Circuit Switching AC	220
8.10.6	One Second Delay Static Turn-Off Switch	220
8.11	Nanoampere Sensing Circuit With 100 Megohm	001
0.10	Input Impedance	221
8.12	Miscellaneous Switching Circuits Using Low	222
0.10.1	Current SCR's	222
8.12.1	Dual Output, Over-Under Temperature Monitor	222
8.12.2	Mercury Thermostat/SCR Heater Control	223
8.12.3	Touch Switch or Proximity Detector	224
8.12.4	Voltage Sensing Circuit	224
8.12.5	Single Source Emergency Lighting System	225
8.12.6	Liquid Level Control	226
8.13	Thyratron Replacement	227
8.14	Switching Circuits Using the C5 or C106 SCR as a	220
0.1.1	Remote-Base Transistor	228
8.14.1	"Nixie"® and Neon Tube Driver	228
8.14.2	Electroluminescent Panel Driver	228
9. AC PHASE	CONTROL	231
9.1	Principles of Phase Control	231
9.2	Analysis of Phase Control	232
9.2.1	AC Inductive Load Phase Control	241
9.2.2	Using Thyristors on Incandescent Lamp Loads	245
9.3	Commutation in AC Circuits	246
9.4	Basic Trigger Circuits for Phase Control	249
9.4.1	Half-Wave Phase Control	249
9.4.2	Full Wave Phase Control	252
9.5	Higher "Gain" Trigger Circuits for Phase Control	254
9.5.1	Manual Control	254
9.5.2	Ramp and Pedestal Control	256
		200
(B) Trademan	rk Burroughs Corporation	

9.5.3	A Wide Range Line - Voltage Compensation	
	Control	261
9.5.4	3 KW Phase Controlled Voltage Regulator	
9.5.5	860 Watt Limited-Range Low Cost Precision	
	Light Control	264
9.6	Trigger Circuits for Inductive AC Loads	
9.7	Phase Control With Integrated Circuits	267
9.7.1	Monolith Integrated Phase-Control	
	Trigger Circuits	267
9.7.2	Circuit Design With the PA436	270
9.7.3	PA436 in High Power Circuits	271
9.8	Typical Phase-Controlled Circuits for DC Loads	272
9.8.1	A 1.2 KW, 60 V Regulated DC Power Supply	274
9.9	Polyphase SCR Circuits	276
9.9.1	Simple Three Phase Firing Circuit (25% to	
	100% Control)	277
9.9.2	Full Range Three Phase Control System	280
9.9.3	Use of the Phase Control Integrated	
	Circuit in Three Phase Circuits	282
10. MOTOR	CONTROL EMPLOYING PHASE CONTROL	287
10.1	Introduction	287
10.1	Brush-Type Motors Controlled by Back EMF	201
10.2	Feedback	287
10.2.1	Half-Wave Universal Series Motor Controls	288
10.2.2	Full-Wave Universal Series Motor Control	291
10.2.3	Shunt Wound and PM Field Motor Control	292
10.3	Brush-Type Motor Control – No Feedback	295
10.3.1	Half-Wave Drive for Universal, Shunt or	
	PM Motors	295
10.3.2	Full-Wave AC Drive for Universal Series	
	Motor	296
10.3.3	Full-Wave DC Motor Drives	296
10.3.4	Balanced-Bridge Reversing Servo Drive	297
10.4	Induction Motor Controls	298
10.4.1	Non-Feedback Controls	300
10.4.2	Indirect Feedback	300
10.4.3	Speed Regulating Control of Induction Motors	302
10.5	Some Other Motor Control Possibilities	303
10.5.1	Single-Phase Induction Motor Starters	304
11. ZERO VO	DLTAGE SWITCHING	307
11.1		307
11.2	Introduction Electromagnetic Interference	307
11.3	Discrete Zero Voltage Switching Circuits	310
11.3.1	Basic Switching Circuit	310
11.3.2	Two Transistor Switching Circuit	311
11.3.3	CSCR Zero Voltage Switch	312
11.3.4	CSCR Zero Voltage Switch Triac Zero Voltage Switching Circuits	313
11.3.5	Improved Zero Voltage Triac Switches	314
11.3.6	Transistorized Zero Voltage Trigger	
11.4	Monolithic Zero Voltage Switches	316

11.4.1	Output and Power Connections	317
11.4.2	Mating the IC to the High Current SCR	319
11.4.3	Connections for the Input Section	319
11.5	Zero Voltage Switching at High Frequencies	320
11.6	Three Phase Zero Voltage Switching Power Control	321
	A Designing a Barbery Venue & Malair-Comm	
12. SOLID S	TATE TEMPERATURE AND AIR CONDITIONING CONTROL	325
12.1	Introduction	325
12.2	How to Select the Proper Control	325
12.2.1	Thermal System Model	326
12.2.2	Elements of Feedback Control	327
12.2.3	Phase Shifts	328
12.2.4	Proportional Control	328
12.2.5	Controller Specifications	329
12.3	Phase Control Vs Zero Voltage Switching	330
12.4	Phase Control Circuits	330
12.4.1	Remote Sensor	331
12.4.2	Linear Phase Control	333
12.5	Zero Voltage Switching Circuits	334
12.5.1	Zero Voltage Switching With	
000	Integrated Circuits	334
12.5.2	Zero Voltage Switching With an Inductive Load	336
12.5.3	Proportional Control With Zero Voltage	
man ya	Switching	337
12.5.4	Low Power Zero Voltage Switching the GEL300	339
12.5.5	How to Use Low Resistance Sensors	339
12.5.6	Multiple Triac Triggering	100000
12.5.7	Load Staging	341
12.5.8	Fail Safe Operation	342
12.6	Air Conditioning	342
12.6.1	Cooling	
12.6.2	Ventilating	344
12.6.3	Ventilating Blower Control for Heating and	011
12:0.0	Cooling	346
12.6.4	Fan and Coil Blower Control	
20.012	The time of providing control of the	0.10
13 CHOPPE	RSINVERTERS AND CYCLOCONVERTERS	351
13.1	Classification of Inverter Circuits	351
13.1.1	Classes of Inverter Circuits	352
13.1.2	Properties of the Inverter Classes	352
13.1.3	Inverter Configurations	353
13.1.4	Properties of the Different Inverter	303
13.1.4		353
13.1.5	Configurations Discussion of Classification System	354
13.1.5		354
13.2.1	Typical Inverter Circuits	354
13.2.1.1	A Class A Inverter Circuit Description	354
13.2.1.1	Applications	356
13.2.1.2	Applications	357
	Circuit Description	
13.2.2.1	Circuit Description	357

13.2.2.2 13.2.3 13.2.3.1 13.2.3.2 13.2.3.3	Circuit Performance Class C Inverters Ott Filters for Class C Inverters Design Procedure A 400 Hz Inverter With Sine Wave Output	364
13.2.4.1 13.2.4.2 13.2.4.3	Designing a Battery Vehicle Motor-Controller Using the Jones SCR Chopper (Class D) Introduction Operation of the Jones Commutation Circuit Design Trade-Offs	369 369 371 375
13.2.4.4 13.2.4.5 13.2.5 13.2.5.1	Design Notes Worked Example Pulse Width Modulated (PWM) Inverter The Auxiliary Commutated Inverter	377 380 383
13.2.5.2 13.3 13.3.1 13.3.2	(Class D) Design Notes Inverter Accessories The Ability to Operate Into Inductive Loads Overcurrent Protection	383 385 387 388 389
13.3.2.1 13.3.2.2 13.3.2.3 13.3.2.4	Fuses and Circuit Breakers in the DC Supply Current Limiting by Pulse-Width Control Current Limiting by LC Resonance Current Limiting in Class A Circuits by	389 389 390
13.3.3	Means of Series Capacitors	390 391
13.3.3.1 13.3.3.2	Resonating the Load Harmonic Attenuation by Means of an LC Filter	392 392
13.3.3.3	An LC Filter Plus Optimum Pulse Width Selection	392
13.3.3.4	Synthesis by Means of Output Voltage Switching	393
13.3.3.5	Synthesis by Controlling the Phase Relationship of Multiple Inverters	394
13.3.3.6 13.3.3.7 13.3.3.8	Multiple Pulse Width Control Selected Harmonic Reduction The Cycloinverter	395 395 396
13.3.4 13.3.4.1 13.4	Regulated Output Supply-Voltage Regulation Pulse Modulator Switches	396 396 397
13.5 13.5.1	Cycloconverters Basic Circuit	397
13.5.2 13.6	Polyphase Application Selected Bibliography	399
14. LIGHT 14.1 14.1.1 14.1.2 14.1.3 14.1.4	ACTIVATED THYRISTOR APPLICATIONS Light Activated Semiconductors Photo Diode (Light Sensitive Diode) Photo Transistors Photo Darlington Amplifier Light Activated SCR (LASCR)	409 409 409 411 413 414

14.2	Light Emitting Devices	418
14.2.1	Tungsten Lamps	418
14.2.2	Light Emitting Diodes (LED) Infra Red	
	and Emitting Diodes (IRED)	422
14.3	Optocouplers	425
14.4	Characteristics of Sources and Sensors	426
14.4.1	Definition of Light Intensity	427
14.4.2	Design Procedures	428
14.4.3	Effective Irradiance to Trigger	429
14.4.4	Approximate Irradiance Calculation	430
14.4.5	Refined Irradiance Calculations	430
14.4.6	Comparison of Sources	431
14.5	Applications	432
14.5.1	Light Activated DC and AC Relays	432
14.5.2	Trigger Higher Power SCR's by Light	433
14.5.3	Light Activated Triac Applications	434
14.5.4	OPTO Isolated Zero Voltage Solid State Relay.	435
14.5.5	Light Activated Integrated Circuit Phase Control	436
14.5.6	Series Connection of SCR's Triggered by Light	
	(Light Activated High Voltage Switch)	437
14.5.7	Light Activated Logic Circuits	438
14.5.8	Light Activated Astable Circuits	439
14.5.9	Light Interruption Detector	440
14.5.10	Higher Sensitivity Light Detectors	440
14.5.11	"Slave" Electronic Flash	441
14.5.12	Light Activated Motor Control	442
14.6	Circuits for Light Emitting Devices	442
14.6.1	Low Loss Brightness Control	443
14.6.2	Current Limiting Circuits	444
14.6.3	Impulse Circuits for Light Emitters	445
11.0.0	impulse offeuts for Eight Effects	110
000		
	TING THE THYRISTOR AGAINST OVERLOADS & FAULTS	447
15.1	Why Protection?	447
15.2	Overcurrent Protective Elements	448
15.3	Coordination of Protective Elements	449
15.4		450
15.4.1	The Current Limiting Fuse	451
15.4.2	Fuse-SCR Coordination in AC Circuits	451
15.4.2.1	Fuse Ratings	453
15.4.2.2	SCR Rating for Fuse Application	458
15.4.2.3	Selecting a Fuse for SCR Protection	458
15.4.3	Fuse-SCR Coordination in DC Circuits	459
15.5	Interrupted Service Type Fault Protection Without	
	Current Limiting Impedance	461
15.6	Non-Interrupted Service Upon Failure of Semi-	
	conductor	464
15.7	Overcurrent Protection Using Gate Blocking	466
15.8	Overcurrent Protection Circuit	466

16 VOLTAGE	TRANSIENTS IN THYRISTOR CIRCUITS	469
16.1	Where to Expect Voltage Transients	469
16.2	How to Find Voltage Transients	473
16.2.1	Meters	473
16.2.2	Oscilloscopes	473
16.2.3	Peak Recording Instruments	474
16.2.4	Spark Gaps	476
16.3	Suppression Techniques	477
16.3.1	Suppression Components	477
16.3.1.1	Polycrystalline Suppressors	477
16.3.2	Suppression Network	481
16.3.2.1	Snubber Calculation for DC Circuit	482
16.3.2.2	Snubber Calculation for AC Circuit	484
16.4	Miscellaneous Methods	486
17 DADIO E	REQUENCY INTERFERENCE AND INTERACTION	
	ISTORS	489
17.1	Introduction	489
17.2	The Nature of Radio Frequency Interference (RFI)	489
17.2.1	Filter Design	490
17.2.2	Components for R-F Filters	493
17.2.3	Fast Recovery Rectifiers	495
17.2.4	Reduction of Radiated RFI	496
17.2.5	Zero Voltage Switching	497
17.3	Interaction	497
17.3.1	Interaction Acting on Anode Circuit	497
17.3.2	Interaction Acting on the Trigger Circuit	498
17.4	Decoupling the UJT Trigger Circuit Against	100
	Supply Transients	498
17.5	Decoupling UJT Circuits Against SCR Gate	
	Transients	499
17.6	Good Design Practices to Minimize Sources of	
	SCR Interaction	499
17.7	E.M.I. Standards and Restrictions	500
10 MOUNTIN	NG AND COOLING THE POWER SEMICONDUCTOR	F00
		503
18.1	Lead Mounted SCR's	503
18.2	Mounting SCR's to Heat Exchangers	504
18.2.1	Case to Heat Exchanger Interface Considerations	
18.2.1.1	Exchanger Surface Preparation	505
18.2.1.2	Interface Thermal Grease	505
18.2.1.3 18.2.2	Electrical Isolation Case to Heat Exchanger Mounting the Power Tab	
18.2.3	Mounting the Power Tab	
18.2.4	Mounting the Press-Fit Package (10-220)	517
18.2.5	Mounting the Stud Type SCR	518
18.2.6	Mounting the Flat Base Semiconductor	519
18.2.6.1	Heat Exchanger Thickness	520
18.2.6.2	Mounting Procedure	521
18.2.7	Mounting the Press Pak SCR	522
18.2.7.1	Mounting Clamp Requirements	523
18.2.7.2	Multiple Unit Mounting	527
	and the same and t	

18.2.7.2.1	Parallel	527
18.2.7.2.2	Series	528
18.2.8	Unit Pak Mounting	529
18.2.8.1	Preparation of Heat Exchanger	529
18.2.8.2	Mounting Procedure	530
18.3	Selecting a Heat Exchanger	530
18.3.1	Low to Medium Current SCR's	530
18.3.1.1	Designing the Flat Fin Heat Exchanger	530
18.3.1.1.1	General	530
18.3.1.1.2	Radiation	532
18.3.1.1.3	Free or Natural Convection	533
18.3.1.1.4	Forced Convection	535
18.3.1.1.5	Fin effectiveness	536
18.3.1.1.6	Typical Example of Complete Fin	
	Design	539
18.3.1.2	Example of Calculating the Transient	
	Thermal Impedance Curve for a Specific	
	Heat Exchanger Design	540
18.3.1.3	Selection of Commercial Heat Exchangers	541
18.3.2	Medium to High Current SCR's	542
18.3.2.1	Press Pak Vs Stud	542
18.3.2.2	Free Vs Forced Air Convection	543
18.3.2.3	Liquid Cooling	546
18.3.2.2.1	Heat Exchanger Selection	546
18.3.2.2.2	Liquid Selection and Requirements	548
18.4	Measurement of Case Temperature	549
18.4.1	Materials Used	550
18.4.2	Preparation	551
	Calebrate at Reward Volume Calebrate	
19. SCR REL	IABILITY	553
19.1	Introduction	553
19.2	What is Reliability	553
19.3	Measurement of Reliability	554
19.3.1	Failure Rate	554
19.4	SCR Failure Rates	555
19.5	Designing SCR's for Reliability	555
19.6	Failure Mechanisms	557
19.6.1	Structural Flaws	557
19.6.2	Encapsulation Flaws	558
19.6.3	Internal Contaminants	558
19.6.4	Material Electrical Flaws	559
19.6.5	Metal Diffusion	559
19.6.6		559
19.7		560
100	Effects of Derating	
19.8	Reliability Screens	563
	CUITS FOR THYRISTORS	565
20.1	Introduction	565
20.2	Instrumentation	565
20.3	Specified Peak Off-State and Specified Reverse	No. 1
	Voltage	567

20.3.1	Specified Peak Off-State and Specified	
	Reverse Voltage for Thyristors	567
20.4	Peak Reading Voltmeter	569
20.5	DC-Gate Trigger Current and Voltage Test	
20.5.1	Anode Supply for Gate Test	571
20.5.2	DC Gate Supply for Gate Test	572
20.5.3	Pulse Gate Supply for Gate Test	
20.5.4	Gate Trigger Test Set for Low Current SCR's	
	(Less Than 2 Amperes Current Rating)	574
20.6	DC Holding Current Test	576
20.7	Latching Current Test	578
20.8	Peak On-State Voltage Test Circuit	
20.8.1	On-State Voltage (Low Level) (25°C)	579
20.8.2	On-State Voltage (High Level)	580
20.9	Critical Rate of Rise of On-State Current Test (di/dt)	582
20.10	Turn-On Voltage Test	
20.10.1	Gate Controlled Turn-On Time	584
20.11	Dv/dt Test - Critical Rate of Rise of Off-State	
20.22	Voltage Test	585
20.11.1	Exponential dv/dt Test	586
20.11.2	Linear dv/dt Test	
20.12	Critical Rate of Rise of Commutating Off-State	000
20.12	Voltage for Bidirectional Thyristors (Triacs) Test	588
20.13	Turn-Off Time Test	
20.14	Thermal Resistance Test	591
20.14.1	Thermal Resistance of Press Pak Rectifier	001
20.14.1	Diodes & Thyristors	595
20.15	Testing Thyristors on Curve Tracers	
20.15.1		
20.15.1	Off-State & Reverse Voltage	596
20.15.2	Forward Current & On-State Voltage	000
20.13.3		597
20.16	Measurement Elevated Temperature Testing	598
20.16		598
20.17	Commercial Thyristor Test Equipment	390
	NG THE PROPER THYRISTOR AND CHECKING THE	
	TED CIRCUIT DESIGN	599
21.1	Selecting the Proper Thyristor	599
21.1.1	Semiconductor Design Trade-Offs	599
21.1.2	Selection Check List	600
21.2	Checking Circuit Design	601
21.2.1	Thyristor Ratings & Characteristics	602
21.2.2	Voltage Measurement	602
21.2.3	Current Measurement	602
21.2.4	The Power Circuit	604
21.2.5	Modifications to Soften dv/dt	604
21.2.6	Modifications to Soften Initial di/dt	604
21.2.7	Gate Circuit	604
21.2.8	Temperature Measurement	606
21.2.9	Magnetic Saturation	606
21.2.10	Supply Impedance	
21.3	SCR Selection Examples	607
	12 2 2 2 2 2 2 2 2 2	

21.3.1 21.3.2	Current Conversion Factors Definition of Terms	607
21.3.3	SCR Bridge	610
21.3.4	Inverter SCR Selection	613
21.4	Check List	614
	ELECTRIC THYRISTOR AND DIODE CONDENSED	
SPECIFIC		
22.1	Phase Control SCR's	
22.2	Inverter SCR's	
22.3	Triacs	629
22.4	Triac Trigger Devices	633
22.5	Optoelectronic Devices	638
22.6	Silicon Rectifiers	642
22.7	Circuit Assemblies	648
22.8	Rectifier & SCR Modules	651
22.9	Selenium Components	654
22.10	GE-MOV Metal Oxide Varistors	656
wait Of a	cussed in the reliability section of this manual. Chapte	aib
General Electric Sales Offices		708
International GE Sales Offices		709
General Electric Semiconductor Distributors		709
Application	Index	715
Index	H., rendere, observed in server, of sleets, reverse, how w	718

reliability testing requires the use of valueurs of a magnitude that can

SAFETY

Power Semiconductors may be used in systems where personnel safety or equipment hazard is involved. All components, including Power Semiconductors, have the potential of failing or degrading in ways which could impair the proper operation of such systems. Well-known circuit techniques are available to protect against the effects of such occurrences. Examples of these techniques include fusing and self-checking. Fault analysis of any systems where safety is in question is recommended.

Proper care in handling and mounting Power Semiconductors having isolated cases is critical in order to prevent an electrical shock hazard. Chapter 18 and Application Note 200.55 discuss this subject in detail.

Potential device reaction to various environmental factors is discussed in the reliability section of this manual, Chapter 19. These and any other environmental factors should be analyzed in all circuit designs (including circuits illustrated in the manual), particularly in safety related applications.

Should the Power Semiconductor be subjected to surge currents and energy levels in excess of maximum ratings, it may physically fail by package rupture or expulsion of material. It is recommended that protective fusing be used as described in Chapter 15.

It is stressed that most Power Semiconductor parameter and reliability testing requires the use of voltages of a magnitude that can be hazardous. When Power Semiconductor testing is contemplated, provisions must be made to insure personnel safety. Furthermore, personnel safety precautions must be used by design personnel involved with the prototype and "breadboard" development phase of any circuit using Power Semiconductors, including circuits illustrated in this manual.

The circuit diagrams included in this manual are for illustrations of typical semiconductor applications and are not intended as constructual information. Although reasonable care has been taken in their preparation to assure their technical correctness, no responsibility is assumed by the General Electric Company for any consequences of their use.

If the system analysis indicates the need for a maximum degree of reliability, it is recommended that General Electric be contacted for a customized reliability program.

1

CONSTRUCTION AND BASIC THEORY OF OPERATION

1.1 WHAT IS A THYRISTOR?

The name thyristor¹ defines any semiconductor switch whose bistable action depends on p-n-p-n regenerative feedback. Thyristors can be two, three, or four terminal devices, and both unidirectional and bi-directional devices are available.

1.2 CLASSIFICATIONS OF THYRISTORS

The silicon controlled rectifier (SCR) is by far the best known of all thyristor devices. Because it is a unidirectional device (current flows from anode to cathode only) and has three terminals (anode, cathode and control gate), the SCR is classified as a reverse blocking triode thyristor. Other members of the reverse blocking triode thyristor family include the silicon unilateral switch (SUS), the light activated silicon controlled rectifier (LASCR), the complementary SCR (CSCR), the gate turn-off switch (GTO) also known as the latching transistor, and the programmable unijunction transistor (PUT). The silicon controlled switch (SCS) is a reverse blocking tetrode thyristor (it has two control gates), while the Shockley diode is a reverse blocking diode thyristor. Bidirectional thyristors are classified as p-n-p-n devices that can conduct current in either direction; commercially available bidirectional triode thyristors include the triac (for triode AC switch), and the silicon bilateral switch (SBS).

1.3 TWO TRANSISTOR ANALOGY OF p-n-p-n OPERATION²

A simple p-n-p-n structure, like the conventional SCR, can best be visualized as consisting of two transistors, a p-n-p and an n-p-n interconnected to form a regenerative feedback pair as shown in Figure 1.1.




FIGURE 1.1 TWO TRANSISTOR ANALOGUE OF P-N-P-N STRUCTURES

From this figure, it is evident that the collector of the n-p-n transistor (along with possible n-gate drive) provides base drive for the p-n-p transistor.

$$I_{B1} = I_{C2} + I_{G(n)} (1.1)$$

Similarly, the collector of the p-n-p transistor along with any p-gate current $(I_{G(p)})$ supplies the base drive for the n-p-n transistor.

$$I_{B2} = I_{C1} + I_{G(p)} \tag{1.2}$$

Thus, a regenerative situation exists when the positive feedback gain exceeds one.

FIGURE 1.2 COMMON BASE CURRENT RELATIONSHIPS

The p-n-p-n structure may be analyzed in terms of its common base current gains $(\alpha_p$ and $\alpha_n)$ and the avalanche multiplication coefficients of holes and electrons, M_p and M_n respectively. From 1.2, the base current for the n-p-n transistor is seen to be:

$$I_{B2} = I_K (1 - \alpha_n M_n) - I_{CBO(2)}$$
 (1.3)

where $I_{CBO\,(2)}$ is the collector-to-base leakage current of transistor $Q_2.$ However, the collector current of the p-n-p is:

$$I_{C1} = \alpha_p M_p I_A + I_{CBO(1)}$$
 (1.4)

But since

$$I_{B2} = I_{C1} + I_{G(p)} \tag{1.5}$$

$$I_A + I_{G(p)} = I_K + I_{G(n)}$$
 (1.6)

Equations 1.3 to 1.6 can be solved for

$$I_{A} = \frac{\alpha_{n} M_{n} I_{G(p)} + I_{G(n)} (1 - \alpha_{p} M_{p}) + I_{CBO(1)} + I_{CBO(2)}}{1 - \alpha_{p} M_{p} - \alpha_{n} M_{n}}$$
(1.7)

Call " $\alpha_p M_p + \alpha_n M_n$ " the loop gain G.

With proper bias applied (positive anode to cathode voltage) and in the absence of any gate signal, M_n and M_p are approximately unity and the transistor alphas are both low. The denominator of Equation 1.7 approaches one, and I_A is little higher than the sum of the individual transistor leakage currents. Under these conditions the p-n-p-n structure is said to be in its forward blocking or high impedance "off" state. The switch to the low impedance "on" state is initiated simply by raising the loop gain to unity. Inspection of Equation 1.7 shows that as this term $\rightarrow 1$, $I_A \rightarrow \infty$. Physically, as the loop gain approaches unity and the circuit starts to regenerate, each transistor drives its mate

into saturation. Once in saturation, all junctions assume a forward bias, and total potential drop across the device approximates that of a single p-n junction. Anode current is limited only by the external circuit.




FIGURE 1.3 EMITTER CURRENT DEPENDENCE OF a IN A SILICON TRANSISTOR

The loop gain G can approach one (1) either by an increase in M_p or M_n with increasing voltage or with an increase in the alphas with either voltage or current. In most silicon transistors, α is quite low at low emitter currents, but increases fairly rapidly as emitter current is increased. This effect (Figure 1.3) is due to the presence in the silicon of special impurity centers. Any mechanism which causes a temporary increase in transistor emitter current is therefore potentially capable of turning on a p-n-p-n device. The most important of these mechanisms are:

- 1. Voltage. As the collector-to-emitter voltage of a transistor is increased, eventually a point is reached where the energy of the (leakage) current carriers arriving at the collector junction is sufficient to dislodge additional carriers. These carriers in turn dislodge more carriers, and the whole junction goes into a form of avalanche breakdown characterized by a sharp increase in collector current. In a p-n-p-n device, when the avalanche current makes $G \rightarrow 1$, switching takes place. This is the turn-on mechanism normally employed to switch four layer diodes into conduction.
- 2. Rate of change of voltage. Any p-n junction has capacitance—the larger the junction area, the larger the capacitance, Figure 1.2 shows the collector-to-base capacitance dotted in. If a step function of voltage is impressed suddenly across the collector-to-emitter terminals of the transistor, a charging current i will flow from the emitter-to-collector to charge the device capacitance

$$i = C dv/dt$$
 (1.8)

In Figure 1.1, the charging current flowing in the p-n-p represents base current for the n-p-n so that G can rapidly approach 1, switching on the device.

3. Temperature. At high temperatures, leakage current in a reverse biased silicon p-n junction doubles approximately with every 8°C increase in junction temperature. When the temperature generated

leakage current in a p-n-p-n structure has risen sufficiently for $G \to 1$, switching occurs.

4. Transistor Action. Collector current is increased in conventional transistor manner by temporarily injecting additional ("gate") current carriers into a transistor base region. This is the machanism normally employed to turn-on SCR's and other p-n-p-n devices which have an external connection ("gate" lead) to one or more of the transistor bases.

By convention, SCR's that are turned on by injecting current into the lower p-base (via an external connection to this base) are called "conventional" SCR's, while those that withdraw current from the upper n-base are called "complementary" SCR's. The four-terminal silicon controlled switch (SCS) has connections made to both bases and either or both bases may be used to initiate switching. More external gate current is required to trigger a p-n-p-n device via the n-gate rather than the p-gate for two reasons:

a) The upper n-base region is of high resistivity silicon (the upper p-n junction supports the major part of any applied reverse voltage) so that $\alpha_{\rm p}$ is very small.

b) From Figure 1.1, n-base drive necessarily removes current from the loop and therefore reduces G.

5. Radiant energy ("light"). Incident radiant energy within the spectral bandwidth of silicon impinging on and penetrating into the silicon lattice releases considerable numbers of hole electron pairs. When the resultant device leakage current climbs above the critical level for $G \rightarrow 1$, triggering will ensue. This triggering mechanism makes possible the light activated SCR. In these devices a translucent "window" is provided in the device encapsulation in order that "light" may reach the silicon pellet. The LASCR, because it is provided with a gate lead, may be triggered either by light or by electrical gate current. Chapter 14 is devoted to light activated thyristors.

1.4 REVERSE BLOCKING THYRISTOR (SCR) TURN-OFF MECHANISM

When a reverse blocking thyristor is in the conducting state, each of the three junctions of Figure 1.4 are in a condition of forward bias and the two base regions $(B_P,\,B_N)$ are heavily saturated with holes and electrons (stored charge).




FIGURE 1.4 THYRISTOR BIASED IN CONDUCTING STATE (GATE OPEN CIRCUITED)

To turn-off the thyristor in a minimum time, it is necessary to apply a reverse voltage. When this reverse voltage is applied the holes and electrons in the vicinity of the two end junctions (I_1, I_3) will diffuse to these junctions and result in a reverse current in the external circuit. The voltage across the thyristor will remain at about +0.7 volts as long as an appreciable reverse current flows. After the holes and electrons in the vicinity of J₁ and J₃ have been removed, the reverse current will cease and the junctions J1 and J3 will assume a blocking state. The reverse voltage across the thyristor will then increase to a value determined by the external circuit. Recovery of the device is not complete, however, since a high concentration of holes and electrons still exists in the vicinity of the center junction (I₂). This concentration decreases by the process of recombination in a manner which is largely independent of the external bias conditions. After the hole and electron concentration at I2 has decreased to a low value, I2 will regain its blocking state and a forward voltage (less than V_(BO)) may be applied to the thyristor without causing it to turn-on. The time that elapses after the cessation of forward current flow and before forward voltage may safely be reapplied is called the thyristor "turn-off time," to and can range from several microseconds to as high as several hundred microseconds depending upon the design and construction of the particular thyristor.

1.5 IMPROVEMENTS FOR DYNAMIC SCR OPERATION

Ever since its introduction, circuit design engineers have been subjecting the SCR to increasing levels of operating stress and demanding that these devices perform satisfactorily there. Different stress demands that the SCR must be able to meet are:

- 1) Higher blocking voltages
- 2) More current carrying capability
- 3) Higher di/dt's
- 4) Higher dv/dt's
- 5) Shorter turn-off times
- 6) Lower gate drive
- 7) Higher operating frequencies

There are many different SCR's available today, which can meet one or more of these requirements. But as always, an improvement in one characteristic is usually only gained at the expense of another. It is constructive to consider five device attributes which in combination determine the thyristor's current rating and switching capability.

- 1. Voltage. There are four methods to increase the voltage rating surface contouring, increasing the $B_{\rm n}$ base width and/or its resistivity, and/or its lifetime.
 - a) Surface contouring or beveling allows higher voltage operation by reducing the electric fields at the surface of the silicon pellet. It is the most advantageous since it achieves this with no other sacrifice in SCR operation except for a slight current derating due to decreased emitter area. Beveling techniques generally are used only on premium-type industrial devices,

where the added costs due to a bigger silicon pellet plus the requirement that the pellet be round for maximum beveling effectiveness can be justified. Consumer type devices whose pellets generally are "scribed" into square or rectangular shapes for lowest cost are generally not beveled. Beveling effectiveness here is destroyed by field concentration effects at the pellet corners.

- b) The most obvious way to increase the voltage rating is to increase the base width B_n (see Section 1.4) or its resistivity. However, these actions will also increase the "on-state" voltage drop so that the allowable current decreases. High frequency performance is degraded because the di/dt rating goes down and turn-off time increases due to increased stored charge in this base.
- c) A more subtle way is to increase the minority carrier lifetime in B_n. This decreases the thermally generated leakage current in the depletion region (I_{CBO}). Additional benefits are lower "on-state" voltage and better di/dt rating. Of course, turn-off time will also increase and dv/dt withstand capability decreases (see also Section 5 below, Turn-Off Time).
- 2. Current. The allowable current through a device depends primarily upon the "on-state" voltage. Any variable that decreases this voltage drop (and hence, internal power dissipation), will raise the current limit. Favorable effects are larger pellets, smaller B_n base width, higher lifetimes, and lower silicon resistivity.

3. di/dt. The problem of di/dt failures is well recognized today.³ Essentially the SCR is trying to conduct too much current through too small a pellet area during the initial turn-on and the resultant, localized junction temperature rise burns it out. The obvious answer is to have the SCR turn on more area initially and this is precisely the objective of the newer gate structures discussed below.

a) Conventional Side Gate or Point Gate (Figure 1.5(b)). This is inherently the simplest gate structure and is used in small area devices or higher current devices for low di/dt applications. The area initially turned on is quite small and depends upon the amplitude of the gating signal. All of the early SCR's had a point contact gate and it is still the most common gate amongst the consumer and light industrial SCR's.

b) Conventional Center Gate (Figure 1.5(a)). Same as the conventional side gate except the di/dt ratings are generally higher due to the fact that a small circle rather than a point is turned on. Di/dt capability is still quite a strong function of other design features and gate drive.

c) Field Initiated (F.I.) Gate (Figure 1.5(c)). This gate structure is designed to turn on a definite length of SCR emitter periphery even with soft gate drive. The F.I. gate is a double switching type gate. That is, from an equivalent circuit view, it behaves as a main SCR triggered by a small pilot SCR. A portion of the anode current of the pilot SCR becomes the gate drive to the main. By this technique, only a small amount of gate drive is required to initiate conduction in the pilot por-

CONSTRUCTION AND BASIC THEORY OF OPERATION





FIGURE 1.5(a) CONVENTIONAL CENTER GATE SCR

FIGURE 1.5(b) CONVENTIONAL GATE SCR






FIGURE 1.5(e) JUNCTION DIAGRAM, PLAN VIEW AND EQUIVALENT CIRCUIT FOR AMPLIFYING GATE SCR




FIGURE 1.5(f) THE INTERDIGITATED AMPLIFYING GATE STRUCTURE IS SHOWN ON THE LEFT COMPARED TO THE CIRCULAR AMPLIFYING GATE

tion of the SCR. With this type of structure, delay time is a strong function of gate drive. Even though high di/dt is achieved with soft drive, the circuit designer may be forced to provide a stiff gate drive to achieve relatively short delay time.

- d) N+ Gate (Figure 1.5(d)). This gate structure is designed to turn-on a definite length of line, but not with soft gate drive; here a stiff drive is required. However, with this structure a consistently short delay time is achieved. This enhanced parameter along with others makes SCR's fabricated with the N+ gate ideal for applications requiring series and/or parallel operation of SCR's.
- e) Amplifying Gate (Figure 1.5(e)). The principals involved in the amplifying gate are quite similar to those employed in the F.I. structure. That is, double switching is employed but optimized to the point where the main SCR portion switches immediately after conduction is initiated in the pilot portion of the device. The anode current of the pilot portion of the device causes rapid turn-on of a significant portion of the main current-carrying portion of the device. The three most important criteria to building an optimized amplifying gate SCR are:
 - 1. Complete turn-on of the emitter periphery of the main current-carrying area to insure low switching loss density.
 - 2. Instantaneous turn-on of the main current-carrying area after turn-on of the pilot area.
 - 3. Complete turn-on of the pilot portion of the device. The design of the amplifying gate structure optimizes these three criteria. To initiate turn-on, only a relatively small amount of conventional gate current is required due to the pilot SCR action thus the term "amplifying." Schematically, the amplifying gate SCR looks like a main power handling SCR triggered by a small "pilot" SCR. The area of immediate turn-on is sizeable as shown on the plan-view of the pellet structure as shown in Figure 1.5(e).

f) Distributed Amplifying Gate (Figure 1.5(f)). Although it is possible to turn on a ring around the amplifying gate as previously described, a finite spreading velocity requires a finite period of time before conduction moves out from the periphery of the amplifying gate to cause the entire annular portion of the thyristor to be "on." Depending on the designed voltage and speed characteristics of a thyristor, the spreading velocity can range anywhere from 3000 to 8000 cm/second. This represents spreading times of 50 µseconds for a 110 ampere device to better than 300 µseconds for a 550 ampere device. One can appreciate that for narrow pulses (less than the above times) something less than the entire pellet is in conduction and wide pulse current capability cannot be realized.

The solution employed to extend the amplifying gate principle to thyristors designed for narrow pulse application is interdigitation. Figure 1.5(f) shows the extension of the amplifying gate technology to include interdigitation. The fingers extending out into the cathode area increase the gate periphery from something a little better than 2 cm to about 33 centimeters. The distance now which spreading must traverse is much reduced so that total turn-on occurs in something on the order of 10 to 30 μ seconds. Of course the region for conduction is much reduced with interdigitation but "who cares?"; you wouldn't use any more for narrow pulses and you wouldn't use an interdigitated device for wide pulses. The previously mentioned non-interdigitated devices are much superior for wide pulse applications.

4. dv/dt. It was mentioned in Section 1.3 that a rapidly rising voltage waveform could switch on an SCR. Since this can lead to spurious operation, SCR's to be used in circuits with high dv/dt's should be of the "shorted emitter" construction with its intrinsic high dv/dt withstand capability.9

Figure 1.6 shows a "shorted emitter" thyristor structure. Externally applied gate current I_G flows from gate to cathode *laterally* through the gate p-region. The voltage drop developed across the lateral base resistance of p forward biases the right hand edge of the cathode junction. If gate current is sufficiently large, electrons are injected from this point, and the device turns on in normal p-n-p-n fashion when regeneration begins.




FIGURE 1.6 SHORTED EMITTER STRUCTURE

The effect of the partial gate to cathode short is the same as placing a resistor in parallel with the gate cathode junction of a conventional non-shorted emitter device. This resistor ($R_{\rm G}$ in Figure 1.6) diverts some of the thyristor's thermally generated leakage current and/or dv/dt induced capacitive charging current around the gate-cathode junction, by providing an alternative lower impedance path to the cathode. Regeneration is reduced and a shorted emitter thyristor has, as a result, superior high temperature characteristics and dv/dt capability. Emitter shorts reduce the emitter area that can conduct principle current and also interfere with the turn-on of the device, thereby reducing $di/dt.^{5}$

5. Turn-off Time (t_q) . Section 1.4 pointed out that the stored minority charge in the B_n base must decay to zero by recombination before forward voltage may be applied to the SCR without its turning on. This recombination effect can be represented by the simple formula

$$-\frac{\mathrm{d}p_{\mathrm{n}}}{\mathrm{dt}\,\,\mathrm{recomb}} = \frac{p_{\mathrm{n}}}{\tau_{\mathrm{p}}} \tag{1.9}$$

where p_n is the excess minority charge (holes in this case) and τ_p is the lifetime of holes in the B_n base. Representative values of τ_p range from 0.1 to 1000 μ seconds and depend upon purity, structure and doping of the silicon. High frequency operation requires short turn-off times so that τ_p must be made small. The usual way is by the introduction of heavy metal or irradiation damage into B_n , which act as additional recombination centers. However, as mentioned before, as τ_p goes down, so does the voltage and current ratings. α_p also is reduced so that more gate drive may be required as well.

6. Gate Current. In designing thyristors for high frequency applications, almost all of the structure changes which are introduced tend to require greater gate drive. Lowering the carrier lifetime to obtain short turn-off time, introducing a shorted emitter to obtain improved dv/dt, increasing the amount of cathode periphery, use of an n⁺ gate to reduce delay time, all of these modifications require increased gate current. The amplifying gate mentioned above overcomes some of

these problems.

7. High Frequency Operation. High frequency operation stretches all of the SCR ratings to their limits. The circuit subjects the SCR concurrently to high di/dt's, high dv/dt's, and short turn-off times, not to mention high voltage and current. From the previous discussion, it should be evident that short turn-off times often conflict with low on-state voltages; shorted emitter construction which allows high dv/dt, lowers di/dt. Thus the device designer's goal is to provide a design which has a balanced set of attributes to maximize the power switching capability of the device while maintaining gate trigger control.

1.6 V-I CHARACTERISTICS OF REVERSE BLOCKING TRIODE OR TETRODE THYRISTORS

Figure 1.7 illustrates the V-1 characteristics of a typical gate-controlled reverse blocking thyristor. In the forward blocking region,

increasing the forward voltage does not tend to increase leakage current until the point is reached where avalanche multiplication begins to take place. Past this point, the leakage current increases quite rapidly until the total current through the device is sufficient to raise the internal loop gain ≥1. At this point the device will go into the high conduction region, provided that anode current remains in excess of a minimum value called the holding current. When anode current drops below the holding current, the internal loop gain goes to less than 1 and the p-n-p-n device reverts to its forward blocking state. In the reverse direction, the p-n-p-n structure looks like two reverse-biased p-n junctions in series, so that it exhibits characteristics very similar to an ordinary back-biased silicon rectifier. For most commercially available devices (SCR, SCS, LASCR, four layer diode), the peak reverse voltage capability is designed to be at least equal in magnitude to the minimum forward breakover voltage. The GTO or latching transistor has no reverse blocking capability due to shorting of Bp.*




FIGURE 1.7 V-1 CHARACTERISTICS OF A REVERSE BLOCKING THYRISTOR

For increasing magnitudes of gate current, the region of characteristics between breakover current and holding current (Figure 1.7) is narrowed and the forward breakover voltage is reduced. For sufficiently high gate currents, the entire forward blocking region is removed, and the V-I characteristics are essentially identical to those of a p-n rectifier.

In typical operation the reverse blocking thyristor is biased well below its minimum forward breakover voltage, and triggering is accomplished by injecting current into the gate lead. ("Light" is of course used in place of gate current to trigger the LASCR.) This is a very advantageous mode of operation, since it is possible to use a device with a forward breakover voltage much higher than any voltage likely to be encountered in the circuit, and to use only a moderate amount of trigger power to start the high conduction state. Circuit design and reliability are thus greatly enhanced. Once the gate has been used to trigger the thyristor into conduction it loses control, and the only method of turning a conducting device off is to reduce anode current below the holding current level. *(This applies to LASCR likewise, once it has been triggered.) Typically a two to fifty microsecond gate pulse will initiate conduction.

^{*}The gate turn-off switch (GTO), as its name suggests, can be turned off by means of its gate terminal. See Section 1.7.

As already mentioned, leakage current through a thyristor increases with temperature. The forward breakover voltage therefore tends to be quite temperature sensitive. At a high enough temperature (well above its maximum *rated* temperature) the thyristor loses completely its ability to block forward voltage and assumes characteristics just like a p-n diode.

In smaller SCR's, SCS's, or LASCR's this temperature effect on the breakover voltage can be minimized by extracting the forward leakage current from the gate. This prevents current from passing through the emitter of the n-p-n section of the device and maintains a low alpha in this section. It is also possible to actually increase the forward breakover voltage point on some small SCR's by this means. The effect of negative gate current on the forward blocking characteristics, however, becomes negligible on higher current SCR's (except for interdigitated gate structures) due to the ineffectiveness of the gate in removing leakage current from the entire broad area of the n-p-n base region. (See also Chapter 4, for more details.)

As might be expected, the gate cathode V-I characteristics of a gate-operated thyristor are essentially those of a p-n junction diode. Since the increase in $h_{\rm FE}$ with current is utilized, these devices are current triggered as opposed to voltage triggered, like a gas thyratron. This distinction must be kept in mind when designing triggering circuits, in that a relatively low impedance voltage source or a current

source is required.

1.7 GATE TURN-OFF SWITCH OR GATE CONTROLLED SWITCH

The gate turn-off switch is a four layer p-n-p-n device similar in construction to the SCR. Like the SCR, the GTO is triggered into conduction by raising its loop gain to unity. In the simple two transistor p-n-p-n analogue of Figure 1.1 with the device switched on, assume that α_p equals α_n so that equal currents flow in each transistor section. If the p-n-p transistor's collector current were diverted away from the n-p-n transistor's base region and out of the gate lead, the n-p-n transistor would be cut-off, and the p-n-p-n device would revert to its forward blocking state. Turn-off gain, defined as the ratio of anode current flowing prior to turn-off to negative gate current required to effect turn-off, would be at least two (2) in this case. If α_p is now made much less than unity when the device is in its "on" state, and α_n is made about equal to unity to maintain $\alpha_n + \alpha_p = 1$, only a small percentage of the total anode current will flow in the collector of the p-n-p transistor. It is this current that is withdrawn to turn the GTO "off." For a typical device, gains from 5 to 25 are realizable depending on current, temperature gate pulse duration and other variables. Because of the difficulties in ensuring that control can be maintained by the gate contact at high cathode current densities (due to cross-biasing effects), gate turn-off devices operate at much lower current densities than SCR's and are therefore less economical. In addition, the recent availability of high voltage high gain silicon power transistors with superior saturation ("on" voltage) characteristics has tended to reduce the demand for gate turn-off devices.

1.8 THYRISTOR USED AS A REMOTE BASE TRANSISTOR

As already described, a reverse blocking thyristor structure may be visualized as consisting of two interconnected transistors. When the structure is conventionally biased, i.e., positive anode to cathode voltage, positive gate to cathode voltage, the transistors act as a regenerative pair and give the p-n-p-n device its normal bistable characteristics. A p-n-p-n structure may be biased, however, so that the transistors are unable to regenerate, and in this case the bistable action is eliminated. The device, when so biased, exhibits the linear characteristics of an amplifier. Referring to Figure 1.8, a negative bias on the base lead with respect to the emitter lead causes electrons to be injected across junction [3] for collection at [2]. Upon collection at [2] these electrons furnish base drive for the p-n-p section in much the same way as if a lead were attached directly to it. Hence the name "remote base" transistor. When the anode is biased positively, junction I₁ is forward biased and the SCR acts just like a normal n-p-n transistor. Commonemitter current gains (beta) vary from much less than unity to above five (5), depending on the characteristics of the parent p-n-p-n device, specifically holding current. Since in most cases α_1 is small compared to α_2 , the devices are also usable as symmetrical AC amplifiers or switches.




FIGURE 1.8 REMOTE BASE TRANSISTOR

1.9 THYRISTOR CONSTRUCTION

The successful and reliable operation of a thyristor is predicated on its proper design and construction. The fabrication methods chosen for a particular thyristor type depend a great deal therefore on the service expected from that type. A seventy ampere SCR destined for use in a harsh military environment may differ radically in design from a six ampere triac intended for the light industrial or consumer markets.




FIGURE 1.9 ALL-DIFFUSED PELLET FORMATION


1.9.1 Pellet Fabrication

The heart of a p-n-p-n device is its multi-layered "pellet" of alternate p and n type semiconductor material. This semiconductor is almost always silicon, although germanium has been used. Pellets may be fabricated by any one of several methods, depending on the desired characteristics, complexity, and size of the finished device. The most popular pellet fabrication methods are:

Alloy diffused Diffused Planar-diffused

The manufacture of both alloy-diffused and all-diffused p-n-p-n pellets starts with the preparation of large area p-n-p wafers. These are formed by gaseously diffusing p-type impurities simultaneously into both faces of a thin wafer of n-type silicon. Where specific device characteristics require it, a second diffusion step is used to complete the final p-n-p-n structure. To do this, each p-n-p wafer is selectively masked (on one side only), and subsequently diffused with n-type impurities through the windows in the mask. The finished p-n-p-n wafers are then diced into individual pellets. Triacs and other more complex structures are fabricated using similar techniques. In the manufacture of some higher current SCR's, where only a limited number of pellets (sometimes only one) can be obtained from each wafer, SCR's can be constructed by

pelletizing the original p-n-p wafers before adding the final n-region. Where this is the case, precision alloying techniques are used after pelletizing to fuse a gold-antimony preform into each p-n-p pellet, thus forming the required p-n-p-n structures. Figure 1.9 shows the cross section of a typical all-diffused SCR structure, while Figure 1.10 is a pictorial of the obsolete alloy-diffused type.






FIGURE 1.10 ALLOY-DIFFUSED PELLET FORMATION

A planar structure describes a type of pellet where all the p-n junctions come out to a single surface on the silicon pellet. The principal advantage of planar construction is that junction information always takes place (see Figure 1.11) underneath a thin layer of silicon dioxide grown over the silicon wafer before diffusion commences which prevents contamination of the silicon surfaces. As a result planar pellets are to a large degree protected from the outside environment — hence the term "planar-passivated." Disadvantages of planar construction are that more silicon is required per ampere of current carrying capability, and that more wafer processing steps are needed. Planar structures are best suited therefore to low current devices where many pellets can be obtained from a single wafer, and to complex structures where photoresist techniques are required for geometry control.




FIGURE 1.11 TYPICAL PLANAR PNPN PELLET FABRICATION (Geometry exaggerated for clarity)

1.9.2 Pellet Encapsulation

Pellet encapsulation methods vary widely, depending upon the in-service environment and circuit operating conditions imposed upon the finished device and on the type of pellet being encapsulated.

Two different encapsulation methods are used to house pellets which must operate over a very wide temperature range, or where severe thermal cycling is expected. The older, more traditional method is to hard solder the pellet between a pair of thermally matched back-up plates, one of which is then hard soldered to a copper stud. The copper stud serves as one terminal, the base for the device housing, and the thermal path for conducting heat losses to the ambient. For this latter reason the stud is usually threaded or bolted to a heatsink. Use of hard solder with this type of construction minimizes the possibility of thermal

fatigue destroying the joint between copper and back-up plate when the thyristor is subjected to the temperature induced stresses of wide and frequent thermal cycling. Hard solder is used for the joint between cathode-plate and cathode terminal for the same reason. Figure 1.12 shows a section through a typical thermal-fatigue-resistant high current SCR.




FIGURE 1.12 THERMAL FATIGUE RESISTANT SCR CONSTRUCTION

The second method of encapsulation involves replacement by pressure contacts⁷ of the top solder joints between the copper, the tungsten (or molybdenum) back-up plate and the semiconductor pellet and the bottom copper-to-tungsten joint, shown in Figure 1.12. The elimination of the top hard solder joint between the silicon and the back-up plate relieves much of the thermally induced stress upon the pellet. This in turn makes the device much more thermal fatigue resistant and it is the only practical method to encapsulate pellets more than one inch in diameter.

The force required to develop the necessary pressure to ensure adequate electrical and thermal contacts at the joints may be either retained internally to the encapsulating housing or retained external to the encapsulation. A particular advantage to retaining the force externally is that this method allows cooling the semiconductor pellet assembly from both sides for improved heat transfer.

Figure 1.13 shows such a Press Pak encapsulation for a semiconductor pellet assembly suitable for double-sided air or water cooling.



FIGURE 1.13(a) PRESS PAK ENCAPSULATION FOR A 550 AMPERE SEMICONDUCTOR PELLET ASSEMBLY




FIGURE 1.13(b) INTERNAL CONSTRUCTION DETAILS

When a thyristor is designed specifically for use in the light industrial and consumer markets, environments usually characterized by limited temperature excursions and an absence of wide range cyclical loading, the premium-type structures described above are not required. Here, the silicon pellet is mounted *directly* onto the copper stud, or case, with a special tin-lead solder alloy. The solder joint then absorbs the stresses set up by differential expansion between silicon and copper. *Providing these stresses are not too great*, this "soft solder" construction is satisfactorily thermal fatigue free. In addition to making possible a lower-cost device, the method allows better heat transfer from silicon to copper, which reduces cell heatsinking requirements.

The entire thyristor assembly is fabricated in a super-clean environment to assure long term stability of the SCR's electrical characteristics. To maintain the stability of these characteristics throughout the long life of the thyristor, the finished assembly is sealed off from the outside atmosphere by welded hermetic seals. Electrical connections are also made by welding. Extensive electrical and mechanical tests at room

temperature and both extremes of the operating temperature range assure that the individual thyristors meet their specification sheet ratings and characteristics. Cycled life tests on significant samples continuously monitor and control the long-term reliability of all devices coming off the production line.

Because planar or glassivated type pellet fabrication inherently give a large degree of environmental protection to the pellet electrical characteristics, hermetic glass-metal packaging is often not required for these type of devices. Pellets so passivated generally are encapsulated in a transfer-molded, silicone plastic package, which provides good mechanical integrity to the finished device. Figure 1.14(a) is a cutaway view of a four ampere planar SCR while Figure 1.14(b) shows a higher power plastic package used for glassivated triacs and SCR's.




FIGURE 1.14(a) C106 PLANAR SCR IN THE POWER TAB PACKAGE




FIGURE 1.14(b) PICTORIAL VIEW OF THE POWER PAC ASSEMBLY

Another long sought for means of pellet passivation has recently become feasible — glass passivation. A thin coating of low temperature glass is fused onto the silicon chip and performs the same function as the SiO_2 layer mentioned above. Glass passivation is superior to SiO_2 (in actuality also a glass) since it can be applied in thicker coatings, thus giving superior passivation and allowing higher voltage ratings. Since glassivation is a post-diffusion passivation process, it can be readily applied to mesa-type pellet structures. In general, much higher blocking voltages can be obtained from mesa structures than from the planar process and additionally, silicon utilization (amps/sq cm) is much greater. Thus, mesa structures are more desirable for high voltage high current devices like large thyristors.

1.10 COMPARISON OF THYRISTORS WITH OTHER POWER SEMICONDUCTORS

It will be noted that the low current α of the p-n-p and n-p-n parts of a thyristor must be low in order to have the device block in the forward direction. In an ordinary three layer silicon power transistor, it is desirable to have α as high as possible in order to achieve a high current gain. Unfortunately, however, high \alpha is obtained in most silicon transistors by using very thin base regions, and a thin base between two low resistivity regions is incompatible with high voltage. The wide base regions in the thyristor necessary to achieve low a are compatible with high voltages so that the thyristor is inherently a higher voltage device. The use of wide base regions is also an advantage from the standpoint of ease of manufacture and reproducibility of characteristics. An advantage of the thyristor over power transistors is the amount of drive necessary to full conduction. In many silicon power transistors, it is necessary to inject up to half an ampere of continuous base current in order to conduct 5 amperes from collector to emitter. In a thyristor, the amount of current conducted is dependent only on the external circuit once the device has been triggered. Thus a trigger current of 50 ma applied for only a few microseconds is all that is necessary to allow conduction of any current from a few milliamperes to hundreds of amperes. The high current capabilities of the thyristor, as contrasted to a transistor, are due to more effective use of junction area for current conduction.

REFERENCES

"Nomenclature and Definitions for Semiconductor Devices," International Electrotechnical Commission, Geneva, Switzerland, IEC Document 47 (Central Office) 43, August 1964.

2. Gentry, Gutzwiller, Holonyak and Von Zastrow, "Semiconductor Controlled Rectifiers . . . Principles and Application of p-n-p-n

Devices," Prentice-Hall, 1964.

 Dante E. Piccone, I. Steve Somos, "Are You Confused by High di/dt SCR Ratings," The Electronic Engineer, January 1969, pp. 89-92.

- Moll et al, "PNPN Transistor Switches," Proceedings IRE, Vol. 44, September 1956, p. 1174-1182.
- 5. Ruhl, H. J., "Spreading Velocity of the Active Area Boundary in a Thyristor," IEEE Transactions on Electron Devices, Vol. ED-17, No. 9, pp. 672-679.
- 6. Gentry, Scace and Flowers, "Bidirectional Triode p-n-p-n Switches," Proceedings of the IEEE, Vol. 53, No. 4, April 1965.
- 7. Warburton, Lootens, Staviski, "Pressure Contact Semiconductor Devices," IEEE IGA Conference Record, October 1966.
- Davies, R. L., "Control of Electric Field at the Surface of p-n Junctions," IEEE Transactions on Electron Devices, July 1964, pp. 313-323.
- 9. Aldrich, R. W., Holonyak, Jr., N., "Multiterminal p-n-p-n Switches," Proceedings IRE, Vol. 46, No. 6, June 1958, pp. 1236-39.

NOTES

2

SYMBOLS AND TERMINOLOGY

2.1 SEMICONDUCTOR GRAPHICAL SYMBOLS

Fig. 2.1 shows graphical symbols of the types of semiconductors discussed and employed in the circuits of this Manual. These symbols are mostly popular usage ones, and conform to existing and most probable future standards as much as possible. The symbols are circuit-oriented. The V-I characteristic of a device in four-quadrant representation relates the graphical symbol to its basic terminal electrical characteristic of interest to the circuit engineer rather than to its semiconductor device geometry.

NAME OF SEMICONDUCTOR DEVICE	GRAPHICAL SYMBOLS USED IN THIS MANUAL	MAIN TERMINAL V-I CHARACTERISTIC
DIODES RECTIFIER DIODE	A K	IA VA+
SCHOTTKY DIODE	A K	I SCHOTTKY CON- VENTIONA
BREAKDOWN DIODE (ZENER AND AVALANCHE) a) UNIDIRECTIONAL	PREFERRED: OAK ALTERNATE: OAK OR OR	I / VA+
b) BIDIRECTIONAL (ALSO USED FOR THYRECTOR SELENIUM AC VOLTAGE SUPPRESSOR)	PREFERRED: O ALTERNATE: O O O	I V
TUNNEL DIODE	о ^А (В) ^К	I _A V _{A+}

FIGURE 2.1 SEMICONDUCTOR GRAPHICAL SYMBOLS

NAME OF SEMICONDUCTOR DEVICE	GRAPHICAL SYMBOLS USED IN THIS MANUAL	MAIN TERMINAL V-I CHARACTERISTIC
Diodes (cont.) PHOTO DIODE	o A K	-V _A HO +V _A
LIGHT EMITTING DIODE, OR INFRA RED EMITTING DIODE	o A K o	I _A
PNP	E C	I _{Bn} -I _C
NPN	E C	+IC IBI
DARLINGTON AMPLIFIER	C E B	+IC IBI IBI VC+
LIGHT SENSITIVE TRANSISTOR (PHOTO TRANSISTOR)	E C	+IC VC+
LIGHT SENSITIVE DARLINGTON PHOTO AMPLIFIER	C B	+1c V _C +
UJT (UNIJUNCTION TRANSISTOR) (N-TYPE BASE)	B2 BI	VE-BI

FIGURE 2.1 SEMICONDUCTOR GRAPHICAL SYMBOLS

	GRAPHICAL SYMBOLS USED IN THIS MANUAL	MAIN TERMINAL V-I CHARACTERISTIC
Transistors (cont.) CUJT (COMPLEMENTARY UNIJUNCTION TRANSISTOR) (P-TYPE BASE)	B2 BI	-IE
BIDIRECTIONAL TRIGGER DIAC (NPN TYPE)	-0-	
THYRISTORS PUT (PROGRAMMABLE UNIJUNCTION TRANSISTOR)	A G K	I _A V _A
LAPUT (LIGHT ACTIVATED PROGRAMMABLE UNIJUNCTION TRANSISTOR)	A G K	I _A V _A +
DIAC (BIDIRECTIONAL DIODE THYRISTOR)	•	ı V
SUS (SILICON UNILATERAL SWITCH)	o ^A Ko	
SBS (SILICON BILATERAL SWITCH)	A2 AI	
ASBS (ASSYMMETRICAL SILICON BILATERAL SWITCH)	oA2 AI	

FIGURE 2.1 SEMICONDUCTOR GRAPHICAL SYMBOLS

NAME OF SEMICONDUCTOR DEVICE	GRAPHICAL SYMBOLS USED IN THIS MANUAL	MAIN TERMINAL V-I CHARACTERISTIC		
Thyristors (cont.) SCR (SILICON CONTROLLED RECTIFIER) REVERSE BLOCKING TRIODE THYRISTOR	o A K	I _A V _A +		
LAS (LIGHT ACTIVATED SWITCH) LIGHT ACTIVATED REVERSE BLOCKING DIODE THYRISTOR	o ^A Ko	I _A		
LASCR (LIGHT ACTIVATED SILICON CONTROLLED RECTIFIER) LIGHT ACTIVATED REVERSE BLOCKING TRIODE THYRISTOR	o A Ko	T _A		
TRIAC (BIDIRECTIONAL TRIODE THYRISTOR)	oT2 TI	ı v		
SCS (SILICON CONTROLLED SWITCH) REVERSE BLOCKING TETRODE THYRISTOR	G2 GI	I _A		
LASCS (LIGHT ACTIVATED SILICON CONTROLLED SWITCH) LIGHT ACTIVATED REVERSE BLOCKING TETRODE THYRISTOR	GI K	T _A		

A - ANODE E - EMITTER
B - BASE G - GATE
C - COLLECTOR K - CATHODE

NOTE:

CIRCLES AROUND GRAPHICAL SYMBOLS ARE OPTIONAL EXCEPT
WHERE OMISSION WOULD RESULT IN CONFUSION. IN THESE CASES
CIRCLE DENOTES AN ENVELOPE THAT EITHER ENCLOSES A NONACCESSIBLE TERMINAL OR TIES A DESIGNATOR INTO SYMBOL.

FIGURE 2.1 SEMICONDUCTOR GRAPHICAL SYMBOLS

2.2 SCR TERMINOLOGY

The following tabulation defines the terminology used in SCR and triac specifications. As in the case of graphical symbols (Section 2.1) we try to conform to existing standards wherever possible.

2.2.1 Subscripts

The following letters are used as qualifying subscripts for thyristor letter symbols.

A (AV) (BO) (BR)	Anode, Ambient Average Value Breakover Breakdown
C	Case
D	Off-State, Non-Trigger
d	Delay
G	Gate
H	Holding
K	Cathode
L	Latching
M	Maximum Value
0	Open Circuit
q	Turn-off
R	Reverse or, as a second subscript, Repetitive
(RMS)	Total Root Mean Square Value
r	Rise
rr	Reverse Recovery
S	Short Circuit, or as a Second Subscript, Non-Repetitive
	(Infrequent)
T	On-State, Trigger
θ	Thermal
W	Working

2.2.2 Characteristics and Ratings

A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic or nuclear and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

A rating is a value which establishes either a limiting capability or a limiting condition (either maxima or minima) for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

Principal Voltage-Current Characteristic (Principal Characteristic) The function, usually represented graphically, relating the principal voltage to the principal current with gate current, where applicable, as a parameter.

Anode-to-Cathode Voltage-Current Characteristic (Anode Characteristic) A function, usually represented graphically, relating the anode-to-cathode voltage to the principal current with gate current, where applicable, as a parameter.

NOTE: This term does not apply to bidirectional thyristors.

On-State

The condition of the thyristor corresponding to the low-resistance, low-voltage portion of the principal voltage-current characteristic in the switching quadrant(s).

Off-State

The condition of the thyristor corresponding to the high-resistance, low-current portion of the principal voltage-current characteristic between the origin and the breakover point(s) in the switching quadrant(s).

Breakover Point

Any point on the principal voltage-current characteristic for which the differential resistance is zero and where the principal voltage reaches a maximum value.

Negative Differential Resistance Region Any portion of the principal voltagecurrent characteristic in the switching quadrant(s) within which the differential resistance is negative.

Reverse Blocking State (of a Reverse Blocking Thyristor)

The condition of a reverse blocking thyristor corresponding to the portion of the anode-to-cathode voltage-current characteristic for reverse currents of lower magnitude than the reverse breakdown current.

Off-Impedance

The differential impedance between the terminals through which the principal current flows, when the thyristor is in the off-state at a stated operating point.

On-Impedance

The differential impedance between the terminals through which the principal current flows, when the thyristor is in the on-state at a stated operating point.

Reverse Blocking Impedance (of a Reverse Blocking Thyristor)

The differential impedance between the two terminals through which the principal current flows, when the thyristor is in the reverse blocking state at a stated operating point. Principal Voltage

The voltage between the main terminals.

NOTE: 1. In the case of reverse blocking thyristors, the principal voltage is called positive when the anode potential is higher than the cathode potential, and called negative when the anode potential is lower than the cathode potential.

2. For bi-directional thyristors, the principal voltage is called positive when the potential of main terminal 2 is higher than the potential of main terminal 1.

Anode-to-Cathode Voltage (Anode Voltage)

The voltage between the anode terminal and the cathode terminal.

NOTE: 1. It is called positive when the anode potential is higher than the cathode potential, and called negative when the anode potential is lower than the cathode potential.

2. This term does not apply to bi-directional thyristors.

Forward Voltage (of a Reverse Blocking Thyristor) A positive anode-to-cathode voltage.

Off-State Voltage

Working Peak Off-State Voltage

Repetitive Peak Off-State Voltage

Non-Repetitive Peak Off-State Voltage

Critical Rate of Rise of Off-State Voltage

Reapplied Rate of Rise of Voltage, Reapplied dv/dt (of Reverse Blocking Thyristor) The principal voltage when the thyristor is in the off-state.

The maximum instantaneous value of the off-state voltage which occurs across a thyristor, excluding all repetitive and non-repetitive transient voltages.

The maximum instantaneous value of the off-state voltage which occurs across a thyristor, including all repetitive transient voltages, but excluding all non-repetitive transient voltages.

The maximum instantaneous value of any non-repetitive transient off-state voltage which occurs across the thyristor.

The minimum value of the rate of rise of principal voltage which may cause switching from the off-state to the on-state.

Rate of rise of forward voltage following turn-off, or commutation. (This is a test condition for turn-off time measurement.)

Critical Rate of Rise of Commutation Voltage (for Bidirectional Thyristors)

Breakover Voltage

On-State Voltage

Minimum On-State Voltage

Principal Current

On-State Current

Forward Current (of a Reverse Blocking Thyristor)

Peak Repetitive On-State Current

Surge (Non-Repetitive) On-State Current Critical Rate of Rise of

Off-State Current

On-State Current

Breakover Current

Holding Current

Latching Current

Reverse Voltage (of a Reverse Blocking Thyristor) Working Peak Reverse Voltage (of a Reverse Blocking Thyristor)

Repetitive Peak Reverse Voltage (of a Reverse Blocking Thyristor) The minimum value of the rate of rise of principal voltage which may cause switching from the off-state to the on-state immediately following on-state current conduction in the opposite quadrant. The principal voltage at the breakover point.

The principal voltage when the thyristor is in the on-state.

The minimum positive principal voltage for which the differential resistance is zero with the gate open-circuited.

A generic term for the current through the collector junction.

NOTE: It is the current through both main terminals.

The principal current when the thyristor is in the on-state.

The principal current for a positive anode-to-cathode voltage.

The peak value of the on-state current including all repetitive transient currents. An on-state current of short-time duration and specified waveshape.

The maximum value of the rate of rise of on-state current which a thyristor can withstand without deleterious effect.

The principal current when the thyristor is in the off-state.

The principal current at the breakover point.

The minimum principal current required to maintain the thyristor in the on-state. The minimum principal current required to maintain the thyristor in the on-state immediately after switching from the offstate to the on-state has occurred and the triggering signal has been removed.

A negative anode-to-cathode voltage.

The maximum instantaneous value of the reverse voltage which occurs across the thyristor, excluding all repetitive and non-repetitive transient voltages.

The maximum instantaneous value of the reverse voltage which occurs across the thyristor, including all repetitive transient voltages, but excluding all non-repetitive transient voltages.

Non-Repetitive Peak Reverse Voltage (of a Reverse Blocking Thyristor) (of a Reverse Blocking Thyristor)

Reverse Current (of a Reverse Blocking Thyristor) ode voltage. (of a Reverse Blocking Thyristor)

Gate Voltage

Gate Current

Gate Trigger Voltage

Gate Non-Trigger Voltage

Gate Trigger Current

Gate Non-Trigger Current

Thermal Resistance (of a Semiconductor Device)

Transient Thermal Impedance (of a Semiconductor Device)

The maximum instantaneous value of any non-repetitive transient reverse voltage which occurs across a thyristor.

Reverse Breakdown Voltage The value of negative anode-to-cathode voltage at which the differential resistance between the anode and cathode terminals changes from a high value to a substantially lower value.

The current for negative anode-to-cath-

Reverse Breakdown Current The principal current at the reverse breakdown voltage.

> The voltage between a gate terminal and a specified main terminal.

NOTE: Gate voltage polarity is referenced to the specified main terminal.

The current that results from the gate voltage.

NOTE: 1. Positive gate current refers to conventional current entering the gate terminal.

2. Negative gate current refers to conventional current leaving the gate terminal.

The gate voltage required to produce the gate trigger current.

The maximum gate voltage which will not cause the thyristor to switch from the off-state to the on-state.

The minimum gate current required to switch a thyristor from the off-state to the on-state.

The maximum gate current which will not cause the thyristor to switch from the off-state to the on-state.

The temperature difference between two specified points or regions divided by the power dissipation under conditions of thermal equilibrium.

The change of temperature difference between two specified points or regions at the end of a time interval divided by the step function change in power dissipation at the beginning of the same time interval causing the change of temperature difference.

Gate Controlled Turn-On

Gate Controlled Delay Time

Gate Controlled Rise Time

Circuit-Commutated Turn-Off Time

Reverse Recovery Time (of a Reverse Blocking Thyristor)

I squared t (I2t)

Mounting Force

Stud Torque

The time interval between a specified point at the beginning of the gate pulse and the instant when the principal voltage (current) has dropped (risen) to a specified low (high) value during switching of a thyristor from off-state to the on-state by a gate pulse.

The time interval between a specified point at the beginning of the gate pulse and the instant when the principal voltage (current) has dropped (risen) to a specified value near its initial value during switching of a thyristor from the offstate to the on-state by a gate pulse.

The time interval between the instants at which the principal voltage (current) has dropped (risen) from a specified value near its initial value to a specified low (high) value during switching of a thyristor from the off-state to the on-state by a gate pulse.

NOTE: This time interval will be equal to the rise time of the on-state current only for pure resistive loads

The time interval between the instant when the principal current has decreased to zero after external switching of the principal voltage circuit, and the instant when the thyristor is capable of supporting a specified principal voltage without turning on.

The time required for the principal current or voltage to recover to a specified value after instantaneous switching from an on-state to a reverse voltage or current. This is a measure of maximum forward non-recurring overcurrent capability for very short pulse durations. The value is valid only for the pulse duration specified. I is in RMS amperes, and t is pulse duration in seconds. (I²t is necessary for fuse co-ordination.)

Range of mounting forces recommended for Press Pak packages to insure an adequate thermal and electrical path while avoiding mechanical damage.

Recommended mounting torque for stud packages.

2.2.3 Letter Symbol Table

Quantity	Total RMS Value	DC Value, No Alter- nating Compo- nent	DC Value, With Alter- nating Compo- nent	Instan- taneous Total Value	Maxi- mum (Peak) Total Value
On-State Current	$I_{T(RMS)}$	I_{T}	I _{T(AV)}	i_{T}	I_{TM}
Repetitive Peak On-State Current	num'Y				I _{TRM}
Surge (Non-Repetitive) On-State Current				orano D	I_{TSM}
Breakover Current	al al	I _(BO)		i _{(B())}	102 5 tile
Off-State Current	$I_{D(RMS)}$	I_{D}	$I_{D(AV)}$	i_D	I_{DM}
Repetitive Peak Off-State Current	and and				I_{DRM}
Reverse Current	I _{R(RMS)}	I_{R}	I _{R(AV)}	i_{R}	I_{RM}
Repetitive Peak Reverse Current	Test V		7215		I_{RRM}
Reverse Breakdown Current	na Y	$I_{(BR)R}$	- kustine	i _{(BR)R}	ogsille ed bis
On-State Voltage	V _{T(RMS)}	V_{T}	V _{T(AV)}	v_{T}	V_{TM}
Breakover Voltage		V _(B0)	lime? sat	V _(BO)	an a
Off-State Voltage	V _{D(RMS)}	V_{D}	V _{D(AV)}	v_{D}	$V_{\rm DM}$
Minimum On-State Voltage		$V_{T(MIN)}$	988	ersped suges	tanida maT es
Working Peak Off- State Voltage			51	usegae deequ	V _{DWM}
Repetitive Peak Off- State Voltage		veD-at-u	ictams (nantalen enntalen	V_{DRM}
Non-Repetitive Peak Off-State Voltage		nstdint&	Case-D	nutiles	V_{DSM}
Reverse Voltage	V _{R(RMS)}	V_{R}	$V_{R(AV)}$	v_{R}	V_{RM}
Working Peak Reverse Voltage		.00	anbequal	Case Thermal	V_{RWM}
Repetitive Peak Reverse Voltage					V_{RRM}

Quantity	Total RMS Value	DC Value, No Alter- nating Compo- nent		Instan- taneous Total Value	Maxi- mum (Peak) Total Value
Non-Repetitive Peak Reverse Voltage	11/23	zdily			V_{RSM}
Reverse Breakdown Voltage		$V_{(BR)R}$		V _{(BR)R}	inthopp (
Holding Current		I_{H}	lautite.	$i_{\rm H}$	f name
Latching Current		I_{L}		$i_{\rm L}$	h-State
Gate Current	l vend	I_{G}	I _{G(AV)}	i_G	I_{GM}
Gate Trigger Current	ال ما	I_{GT}		i_{GT}	I_{GTM}
Gate Non-Trigger Current		I_{GD}		$i_{ m GD}$	I_{GDM}
Gate Voltage	I gi	V_{G}	V _{G(AV)}	v_{G}	V_{GM}
Gate Trigger Voltage		V_{GT}	Strovell	v_{GT}	V_{GTM}
Gate Non-Trigger Voltage		$ m V_{GD}$	100	$v_{ m GD}$	$V_{\rm GDM}$
Gate Power Dissipation	Towns A	P_{G}	P _{G(AV)}	p_G	P_{GM}

2.2.4 General Letter Symbols

	Present Symbol	Former Symbol
Ambient Temperature	T_A	
Case Temperature	T_{C}	
Junction Temperature	T_{J}	
Storage Temperature	$\mathrm{T_{stg}}$	
Thermal Resistance	R_{Θ}	θ
Thermal Resistance, Junction-to-Case	$R_{\Theta JC}$	$\Theta_{ ext{J-C}}$
Thermal Resistance, Junction-to-Ambient	$R_{\Theta JA}$	$\Theta_{ ext{J-A}}$
Thermal Resistance, Case-to-Ambient	$R_{\Theta CA}$	$\Theta_{\text{C-A}}$
Transient Thermal Impedance	$Z_{\Theta(t)}$	$\Theta_{(t)}$
Transient Thermal Impedance,		
Junction-to-Case	$Z_{\Theta JC(t)}$	$\Theta_{J-C(t)}$
Transient Thermal Impedance,		
Junction-to-Ambient	$Z_{\Theta JA(t)}$	$\Theta_{J-A(t)}$
Delay Time	t_{d}	
Rise Time	t _r	
Fall Time	t _f	
Reverse Recovery Time	t _{rr}	
Circuit-Commutated Turn-Off Time	tq	

RATINGS AND CHARACTERISTICS OF THYRISTORS

The family of thyristor devices has in common a switching capability in one or two quadrants of its V-I characteristics. Thyristor devices used as power switches have in common the necessity for proper design and specification of their heat dissipation and heat transfer properties. Furthermore, thyristors are switched into the on-state either by applying a triggering signal to their gate or by increasing off-state voltage until it exceeds the breakover voltage characteristic. These and other common properties of thyristor devices allow a uniform approach to thyristor characterization which need differ only in detail when applied to a specific thyristor device like, for example, an SCR or a triac.

In the following sections of this chapter the discussion is largely in terms of SCR's. Most of this material is applicable, however, to other thyristor devices. Specialized characterization information is presented in Chapter 7 for triacs and in Chapter 14 for light-activated thyristors.

3.1 JUNCTION TEMPERATURE

The operating junction temperature range of thyristors varies for the individual types. A low temperature limit may be required to limit thermal stress in the silicon crystal to safe values. This type of stress is due to the difference in the thermal coefficients of expansion of the materials used in fabricating the cell subassembly. The upper operating temperature limit is imposed because of the temperature dependence of the breakover voltage, turn-off time and thermal stability considerations. The upper storage temperature limit in some cases may be higher than the operating limit. It is selected to achieve optimum reliability and stability of characteristics with time.

The rated maximum operating junction temperature can be used to determine steady-state and recurrent overload capability for a given heatsink system and maximum ambient temperature. Conversely, the required heatsink system may be determined for a given loading of the semiconductor device by means of the classic thermal impedance approach presented in Sections 3.3 and 3.4.

Transiently the device may actually operate beyond its specified maximum operating junction temperature and still be applied within its ratings. An example of this type of operation occurs within the specified forward non-recurrent surge current rating. Another example is the local temperature rise of the junction due to the switching dissipation during the turn-on of a thyristor under some conditions. It is impractical at this time to establish temperature limits for these types

of operating stresses from both a rating as well as an applications point of view. Therefore, such higher-than-rated temperature operation must remain implicit in other ratings established for the device.

3.2 POWER DISSIPATION

The power generated in the junction region in typical thyristor operation consists of the following five components of dissipation:

- a. Turn-on switching
- b. Conduction
- c. Turn-off or Commutation
- d. Blocking
- e. Triggering

On-state conduction losses are the major source of junction heating for normal duty cycles and power frequencies. However, for very steep (high di/dt) current waveforms or high operating frequencies turn-on switching losses may become the limiting consideration. Such cases are discussed in Sections 3.7 and 3.8.




FIGURE 3.1 MAXIMUM AVERAGE ON-STATE POWER DISSIPATION FOR C137 SERIES SCR

Figure 3.1 gives on-state conduction loss in average watts for the C137 SCR as a function of average current in amperes for various conduction angles for operation up to 400 Hz. This type of information is given on the specification sheet for each type of SCR (with the exception of some inverter type SCR's). These curves are based on a current waveform which is the remainder of a half-sine wave which results when delayed angle triggering is used in a single phase resistive load circuit. Similar curves exist for rectangular current waveforms. These power curves are the integrated product of the instantaneous anode current and on-state voltage drop. This integration can be performed graphically or analytically for conduction angles other than those listed,

using the on-state voltage-current characteristic curves for the specific device.

Both the on-state and reverse blocking losses are determined by integration of the appropriate blocking E-I curves on the specification sheet.

Gate losses are negligible for pulse types of triggering signals. Losses may become more significant for gate signals with a high duty cycle, or for SCR's in a small package such as the TO-5, TO-18 or Power Tab type packages. The losses may be calculated from the gate E-I curves shown on the triggering characteristics for the specific type of SCR. Highest gate dissipation will occur for an SCR whose gate characteristics intersect the gate circuit load line at its midpoint. For a more detailed discussion of the gate characteristic and its load line, see Chapter 4.

Turn-on switching ratings are discussed in Section 3.8. Turn-off is discussed in Chapter 5.

3.3 THERMAL RESISTANCE

The heat developed at the junctions by the foregoing power losses flows into the case, then to the heatsink (if employed) and on to the surrounding ambient fluid. The junction temperature rises above the stud, or case, temperature in direct proportion to the amount of heat flowing from the junction and the thermal resistance of the device to the flow of heat. The following equation defines the relationship under steady-state conditions:

where $T_J - T_C = PR_{\Theta JC}$ (3.1) $T_J = \text{average junction temperature, °C}$ $T_C = \text{case temperature, °C}$ P = average heat generation at junction, watts $R_{\Theta JC} = \text{steady-state thermal resistance between junctions}$ and bottom face of hex or case, °C/watt

Equation 3.1 can be used to determine the allowable power dissipation and thus the continuous pure DC on-state current rating of an SCR for a given case temperature through use of the on-state E-I curves. For this purpose, $T_{\rm J}$ is the maximum allowable junction temperature for the specific device. The maximum values of $R_{\rm \theta JC}$ and $T_{\rm J}$ are given in the specifications.

3.4 TRANSIENT THERMAL IMPEDANCE

3.4.1 Introduction

Equation 3.1 is not satisfactory for finding the peak junction temperature when the heat is applied in pulses such as the recurrent conduction periods in an AC circuit. Solution of Equation 3.1 using the peak value of P is over-conservative in limiting the junction temperature rise. On the other hand, using the average value of P over a full cycle will underestimate the peak temperature of the junction. The reason for this discrepancy lies in the thermal capacity of the semiconductor,

that is, its characteristic of requiring time to heat up, its ability to store heat, and its cooling before the next pulse.

Compared to other electrical components such as transformers and motors, semiconductors have a relatively low thermal capacity, particularly in the immediate vicinity of the junction. As a result, devices like the SCR heat up very quickly upon application of load, and the temperature of the junction may fluctuate during the course of a cycle of power frequency. Yet, for very short overloads this relatively low thermal capacity may be significant in arresting the rapid rise of junction temperature. In addition, the heatsink to which the semiconductor is attached may have a thermal constant of many minutes. Both of these effects can be used to good advantage in securing attractive intermittent and pulse ratings sometimes well in excess of the published continuous DC ratings for a device.

3.4.2 The Transient Thermal Impedance Curve

The thermal circuit of the SCR can be simplified to that shown in Figure 3.2. This is an equivalent network emanating in one direction from the junctions and with the total heat losses being introduced at the junctions only. This simplification is valid for current amplitudes at which I²R losses are small in comparison with the junction losses. In Figure 3.2 the case of the power semiconductor is the reference level. If a small stud type device is mounted to an infinite heatsink, the heatsink temperature can be used as a reference. However, with larger devices, the case to heatsink thermal resistance is relatively large compared to the junction-case thermal resistance. In such cases the case or hex temperature should be used as a reference.

When a step pulse of heating power P is introduced at the junctions of the SCR (and of the thermal circuit) as shown in Figure 3.3A, the junction temperature will rise at a rate dependent upon the response of the thermal network. This is represented by the curve $T_{\rm heat}$ in Figure 3.3B. After some sufficiently long time t_1 , the junction temperature will stabilize at a point $\Delta T = PR_{\theta JC}$ above the ambient (or case) temperature. This is the steady-state value which is given by Equation 3.1. $R_{\theta JC}$ is the sum of $R_{\theta 1}$ through $R_{\theta N}$ in the equivalent thermal circuit of Figure 3.2. Chapter 20 gives specific instructions complete with circuit schematics for measuring SCR characteristics.




FIGURE 3.2 SIMPLIFIED EQUIVALENT THERMAL CIRCUIT FOR A POWER SEMICONDUCTOR

If the power input is terminated at time t_2 after the junction temperature has stabilized, the junction temperature will return to ambient along the locus indicated by $T_{\rm cool}$ in Figure 3.3B. It can be shown that curves $T_{\rm heat}$ and $T_{\rm cool}$ are conjugates of one another, 1 that is,

$$T_{cool} = \Delta T - T_{heat} = PR_{\theta JC} - T_{heat}$$
 (3.2)

By dividing the instantaneous temperature rise of curve T_{heat} in Figure 3.3B by the power P causing the rise, the dimensions of the ordinate can be converted from °C to °C/watt. This latter set of dimensions is that of thermal resistance, or as it is more precisely termed: the transient thermal impedance $Z_{\theta(t)}$. Figure 3.4 shows a plot of transient thermal impedance for the C34 SCR both when mounted to an infinite heatsink and to a four-inch square copper fin.

Transient thermal impedance information for a device can be obtained by monitoring junction temperature at the end of a well-defined power pulse or after a known steady-state load has been removed. Junction temperature is measured by use of one of the temperature-sensitive junction characteristics such as on-state voltage drop at low currents. Conversion of heating data to cooling data, or vice versa, can be accomplished through the use of Equation 3.2.




FIGURE 3.3 RESPONSE FOR SCR JUNCTION TO STEP PULSE OF HEATING POWER

In order that the transient thermal impedance curve may be used with confidence in equipment designs, the curve must represent the highest values of thermal impedance for each time interval that can be expected from the manufacturing distribution of the products.

The transient thermal impedance curve approaches asymptotic values at both the long time and short time extremes. For very long time intervals the transient thermal impedance approaches the steady-state thermal resistance $R_{\Theta JC}$.




FIGURE 3.4 MAXIMUM TRANSIENT THERMAL IMPEDANCE OF C34 SCR

For times less than 1 millisecond the value at 1 millisecond may be extrapolated by $1/\sqrt{\tau}$. This is based on assuming that the time of interest is sufficiently small so that all heat generated at the semiconductor junction may be considered to flow by one-dimensional diffusion within the silicon pellet. This assumption is valid for times small compared to the thermal time constant of the path junction-to-face of the silicon pellet. For extremely short times, however, during which current density, and hence heating, is non-uniform, this approach is no longer valid.

For example the C34 transient thermal impedance at 40 μ seconds

may be estimated at
$$\sqrt{\frac{.083}{1 \times 10^{-3}}} = .0166$$
 °C/Watt

However, the extrapolated values are valid only for times after the SCR has turned on fully. These values should, in other words, not be used during the switching interval (see Section 3.8). In general the switching interval is between 20 and 200 $\mu \rm seconds$ for medium and high current SCR's respectively and a minimum of 10 $\mu \rm seconds$ for the very low current devices. The switching interval can be estimated by inspecting the energy per pulse data curves for the knee of the constant watt-seconds curves. For example, Figure 3.5 shows the knee to be at about 20 $\mu \rm seconds$ for the C141 SCR. Since the C34 has a similar current rating extrapolations down to 20 $\mu \rm seconds$ would seem to be in order. However due to differences in gate geometries 40 $\mu \rm seconds$ is a conservative lower limit. (See Chapter 1, Section 1.5 for further data on gate geometries.)




FIGURE 3.5 ENERGY PER PULSE FOR SINUSOIDAL PULSES FOR GE C141 SCR

For maximum utilization of semiconductor devices in the switching region additional factors must be considered and other methods of rating and life testing must be used. Consult Sections 3.7 and 3.8 for further information.

3.4.3 The Effect of Heatsink Design on the Transient Thermal Resistance Curve

Since the heatsink is a major component in the heat transfer path between junction and ambient, its design affects the transient thermal impedance curve (Figure 3.4) substantially. When a semiconductor is manufactured and shipped to the user the manufacturer has no control over the ultimate heatsink and can only provide data on the heat transfer system between junction and case which is the part he manufactured. These type of data are presented in Figure 3.4 as the "Cell Mounted to Infinite Heatsink" curve.

The equipment designer can use this curve in developing a transient thermal impedance curve for the cell when mounted to a particular heatsink of his own design by means of a few simple calculations. These calculations consist of first determining the heatsink time constant by deriving the relationship as shown in Chapter 18 (Mounting and Cooling The Power Semiconductor) and then adding the transient thermal relationship of the heatsink to that of the cell.

For example: From Chapter 18 we find that a $4'' \times 4''$ painted copper fin $\frac{1}{16}''$ thick has a transient thermal resistance given by

 $Z_{\theta(t)_{fin}} = 3.1 (I - e^{-t/174})$

Assume case to fin contact resistance is negligible for example simplification.

The values of $Z_{\theta(t)\, fin}$ are added to the infinite heatsink curve to secure the over-all $Z_{\theta(t)}$ of the system as indicated in Figure 3.4. Note that this fin makes a negligible contribution to the over-all thermal impedance of the cell-heatsink system at periods of time one second or less after application of power. In this area the fin behaves like an infinite heatsink, that is, one of zero thermal resistance. The fin-heatsink system reaches equilibrium around 1000 seconds. Thereafter the thermal capacity is no longer effective in holding down the junction temperature.

3.5 RECURRENT AND NON-RECURRENT CURRENT RATINGS

3.5.1 Introduction

The discussion under all parts of this section and Section 3.6 applies to the conventional rating system presently used for thyristors when turn-on switching dissipation is negligible. Turn-on switching characterization is discussed in Section 3.7; current ratings for high frequency operation which cannot neglect turn-on switching losses are discussed in Section 3.8.

When a semiconductor device is applied in such a manner that its maximum allowable peak junction temperature is not exceeded the device is applied on a *recurrent* basis. Any condition that is a normal and repeated part of the application or equipment in which the semiconductor device is used must meet this condition if the device is to be applied on a recurrent basis. Section 3.6 gives methods of checking peak junction temperature. These enable the designer to properly apply the device on a recurrent duty basis.

A class of ratings that makes the SCR and the triac truly power semiconductors are the non-recurrent current ratings. These ratings allow the maximum (recurrent) operating junction temperature of the device to be exceeded for a brief instant. This gives the device an instantaneous overcurrent capability allowing it to be coordinated with circuit protective devices such as circuit breakers, fuses,2 etc. The specification bulletin gives these ratings in terms of surge current and I²t. These ratings, then, should only be used to accommodate unusual circuit conditions not normally a part of the application, such as fault currents. Non-recurrent ratings are understood to apply to load conditions that will not occur more than a limited number of times in the course of the operating life of the equipment in which the SCR is finding application. (IEDEC* defines the number of times as equal to or exceeding 100 times.) Also, non-recurrent ratings are understood to apply only when they are not repeated before the peak junction temperature has returned to its maximum rated value or less. THE LENGTH OF THE INTERVAL BETWEEN SURGES DOES NOT CHANGE THE RATING. For example, if a garage door opener subjects a semiconductor device to its non-recurrent current rating, this is misapplying the device. As a result, the device may be subject to failure after 100 operations even though the device operates but once per 8 hour period.

^{*(}JEDEC-Joint Electron Device Engineering Council—Semiconductor Standards Organization)

3.5.2 Average Current Rating (Recurrent)

Average current rating versus case temperature as it appears in the specification sheet as for the C380 series SCR is shown in Figure 3.6. These curves specify the maximum allowable average anode current ratings of the SCR as a function of case temperature and conduction angle. Points on these curves are selected so that the junction temperature under the stated conditions does not exceed the maximum allowable value. The maximum rated junction temperature of the C380 SCR is 125°C.

The curves of Figure 3.6 include the effects of the small contribution to total dissipation by reverse blocking, gate drive, and switching up to 400 Hz. For devices which are lead mounted or housed in small packages, like the TO-5 or Power Tab, the on-state current rating may be substantially affected by gate drive dissipation. Where this becomes important it is so indicated on the specification sheet.

The slope of the curves shown in Figure 3.6 is essentially dependent upon the $R_{\theta JC} \cdot P_D$ product. In some SCR's such as Press Paks and Power Tabs, $R_{\theta JC}$ is not fixed but is a function of the method used to cool it. Another family of curves would be needed in place of Figure 3.6 for single side cooling of the Press Pak package. Similarly, small packages such as the Power Tab may have more than one set of curves to take into account different mounting configurations and their corresponding effect on $R_{\theta JC}.^3$




FIGURE 3.6 MAXIMUM AVERAGE CURRENT RATINGS FOR C380 SERIES SCR

If the C380 in a single phase resistive load circuit is triggered as soon as its anode swings positive, the device will conduct for 180 electrical degrees. If the case temperature is maintained at 80°C, or less, the C380 is capable of handling 235 amps average current as indicated in Figure 3.6. If the triggering angle is retarded by 120° the C380 will conduct for only the 60 remaining degrees of the half cycle. Under these conditions of 60° conduction, the maximum rated average current at 80°C stud temperature (double side cooled) is 115 amperes, substantially less than for 180° conduction angle. This leads us nicely into the next section.

3.5.3 RMS Current (Recurrent)

It will be noted in Figure 3.6 that the curves for the various conduction waveshapes have definite end points. These points represent identical RMS values, and as such an RMS rating is implicit in the curves of Figure 3.6.

For example, the C380 is rated 370 amperes DC or $\frac{370}{1.57} = 235$ amperes average in a half-wave, or 180° conduction angle, circuit. The factor 1.57 is the form factor giving the ratio of RMS to average values for a half wave sinusoidal waveform. By the definition of RMS values, the RMS and average values are identical for a direct current. The RMS current rating, as shown on the specification sheet for individual SCR's, is necessary to prevent excessive heating in resistive elements of the SCR, such as joints, leads, interfaces, etc.

The RMS current rating can be of importance when applying thyristors to high peak current, low duty cycle waveforms. Although the average value of the waveform may be well within the ratings,

it may be that the allowable RMS rating is being exceeded.

The average current values shown as phase control ratings in Figure 3.6 for a given and fixed basic RMS device current rating are for the resistive current waveform shown in the figure. Since the current form factor for the case of resistive loading is greatest, and since inductance in the path of the thyristor current will reduce its form factor, the average current ratings in Figure 3.6 are conservative for inductive current waveforms.

For inductive waveforms in which the thyristor current waveform is essentially rectangular, such as may occur in a phase-controlled rectifier operating near full output, most specification sheets show separate rating curves to reflect the improvement in form factor. However, such current waveforms are, of course, subject to the restriction of the allow-

able turn-on current rating of the device.

In other cases in which the current waveform may be half-sinusoidal in shape but of a base width less than half a period of the supply frequency as, for example, with discontinuous AC line current in an AC switch application⁴ at large phase retard, greater utilization of the thyristor in terms of its average current versus temperature ratings (like in Figure 3.6) can be obtained by taking into account the improvement of form factor due to decreasing load power factor (greater inductance) when applying the device within its RMS current rating. See also Section 9.2.1.

3.5.4 Arbitrary Current Waveshapes and Overloads (Recurrent)

Recurrent application of arbitrary waveshapes, varying duty cycles, and overloads requires that the maximum peak allowable junction temperature of the SCR not be exceeded. Section 3.6 gives information for determining this.

3.5.5 Surge and I²t Ratings (Non-Recurrent)

In the event that a type of overload or short circuit can be classified as non-recurrent, the rated junction temperature can be exceeded for a brief instant, thereby allowing additional overcurrent rating. Ratings for this type of non-recurrent duty are given by the Surge Current and I²t rating curves.

Figure 3.7 shows the maximum allowable non-recurrent multicycle surge current at rated load conditions. Note that the junction temperature is assumed to be at its maximum rated value (125°C for the C398); it is therefore apparent that the junction temperature will exceed its rated value for a short time during and immediately following operation within the non-recurrent ratings. Therefore many of the SCR's ratings and characteristics will not be valid until the junction temperature cools back down to within its rated value. The reader is thus reminded that off-state blocking capability, dv/dt and turn-off time, to name just a few device parameters, are not specified or guaranteed immediately following device operation in the non-recurrent current mode.

The data shown by the solid curve "A" are values of peak rectified sinusoidal waveforms on a 60 Hz basis in a half-wave circuit. The "one-cycle" point, therefore, gives an allowable non-recurrent half sine wave of 0.00834 seconds' duration (half period of 60 Hz frequency) of a peak amplitude of 7,300 amperes. The "20 cycle" point shows that 20 rectified half sine waves are permissible (separated by equal "off" times), each of an equal amplitude of 5,100 amperes.

The data shown by the dotted curve "B" for 50 Hz operation has been added to the curve and is not regularly part of the published data sheet. The curve is constructed by connecting two points on the curve with a straight line. The current value for the first point at 1 cycle is obtained from Figure 3.8 at 10 ms, the base width of a 50 Hz sine wave. The second point coincides with the 60 Hz, one second (60 cycles) value. Beyond the one second value the curves for 50 and 60 Hz waveforms are the same and are extensions of the 60 Hz curve.





FIGURE 3.7 MAXIMUM ALLOWABLE MULTICYCLE, NON-RECURRENT, PEAK SURGE ON-STATE CURRENT FOR THE C398 SERIES SCR

The lower half of Figure 3.8 shows the maximum allowable non-recurrent sub-cycle surge current at rated load conditions. Like its sister multicycle curve of Figure 3.7, it is apparent that the junction temperature will again exceed its rated value for a short time.



NOTES

- THIS OVERLOAD MAY BE APPLIED FOLLOWING DEVICE OPERATION AT ANY VOLTAGE OR CURRENT WITHIN ITS STEADY STATE RATING LIMITS.
- THIS OVERLOAD MAY NOT BE REPEATED UNTIL DEVICE JUNCTION TEMPERATURE HAS COOLED DOWN TO WITHIN STEADY STATE RATED VALUE.
- NO BLOCKING VOLTAGE RATING IS IMPLIED DURING OR IMMEDIATELY FOLLOWING THE OVERLOAD CURRENT INTERVAL.
- 4. JUNCTION TEMPERATURE IMMEDIATELY PRIOR TO OVERLOAD = -40° TO +125°C.

FIGURE 3.8 SUB-CYCLE SURGE ON-STATE CURRENT AND 12t RATING FOR THE C398 SERIES SCR

The I²t rating is derived from the sub-cycle surge current curve of Figure 3.8 and is plotted directly above the current curve. The I in the I²t value is the RMS value of current over an interval t corresponding to the pulse base width of Figure 3.8. For test and evaluation a half-sinusoidal pulse shape is generally employed.

Both the sub-cycle surge current and I²t ratings assume that the SCR is already in the conducting state. If the SCR is turned on into a fault, the current-time relationships (di/dt) during the turn-on interval must be within the device's switching capabilities. Section 3.7 discusses turn-on switching dissipation in greater detail.

Provided the above precautions are observed, fault and overcurrent protection can be approached in the same manner as for power rectifier diodes. Protection methods are discussed in Chapter 15.

3.6 BASIC LOAD CURRENT RATING EQUATIONS

3.6.1 INTRODUCTION

In order for a device to be properly applied for recurrent load duty, its maximum allowable peak operation junction temperature must not be exceeded. By knowing the dissipation of a semiconductor device and its thermal response it is possible to meet this requirement by the method shown in Section 3.4.

The information given on the G-E specification sheet, in conjunction with the proper equation in Figure 3.9, allows the designer to calculate power semiconductor ratings for a variety of conditions.¹

3.6.2 Treatment of Irregularly Shaped Power Pulses— Approximate Method

In the preceding section solutions for junction temperature were given in response to step functions of power input. In many practical applications, the power pulse is not of this ideal shape for computation, and appropriate approximations must be made to convert the actual waveshape into a rectangular form if the subsequent calculations are to be made as outlined.




FIGURE 3.9 BASIC LOAD CURRENT RATING EQUATIONS

Figure 3.10A illustrates the arbitrary waveshape of a power pulse that re-occurs at a period of τ seconds and has a peak value of P_{pk} watts and a full-cycle average of P_{avg} watts. For the purpose of calculating peak junction temperatures, this waveshape can be approximated by the rectangular waveshape of Figure 3.10B. This rectangular waveshape is selected to have the identical values of peak power P_{pk} and average power P_{avg} as Figure 3.10A by altering the pulse duration by a constant N to maintain the peak to average relationship. β is defined as the ratio of P_{avg} to P_{pk} .




FIGURE 3.10 APPROXIMATING IRREGULARLY SHAPED HEATING PULSE WITH RECTANGULAR WAVESHAPES.

This translation into rectangular pulses of power ensures a "worst case" approximation since a rectangular pulse of power will always have an effect on temperature rise which is equal to or greater than the effect of any other pulse having the same peak and average power. In other words, a rectangular power pulse will raise the junction temperature higher than any other waveshape with the same peak and average values since it concentrates its heating effects into a shorter

period of time, thus minimizing cooling during the pulse.

Figure 3.11 illustrates a case where a similar type of approximation can be used to shorten the calculations for peak junction temperature when the problem would otherwise be too laborious for manual calculation. Computer programs are available for calculations of this general form. Detailed information on computed generated solutions are found in Reference 5. It involves the case where a sequence of current bursts is periodically interrupted by a longer "off" period of zero power. This is typical of any repetitive or cyclical on-off type of load, such as found in spot resistance welding duty. Each burst of pulses can be represented by a single square-wave with introduction of only a relatively small error. This error will always yield a junction temperature higher than actual, and will thus provide a conservative application. In the equivalent waveshape shown in Figure 3.11C, the peak value of power P_{pk} is maintained the same as in Figure 3.11B. The duration of the equivalent rectangular waveshape is reduced to β t_p where β is defined as P_{avg}/P_{pk} .




FIGURE 3.11 APPROXIMATING BURSTS OF PULSES WITH SINGLE RECTANGULAR PULSE OF POWER

Sample Problem: Half wave sinusoidal current flows through a C35 SCR at 60 Hz. The full cycle average value of this current is 10 amperes. Approximate the heating effect of a sequence of four cycles of current by a single rectangular wave of power.

Solution:

 $I_{TM}=\pi~I_{avg}=10~\pi=31.4~amperes$ $V_{DM}=1.7~volts$ at 31.4~amps from published specifications on C35

 $P_{\rm peak} = I_{\rm TM} \times V_{\rm DM} = 31.4 \times 1.7 = 53.4$ watts

Full cycle average P=16 watts at 10 amps average current from published specifications on C35

 P_{avg} over $3\frac{1}{2}$ cycles (actual duration of heating) = $16 \times \frac{4}{3\frac{1}{2}} = 18.3$ watts

$$\beta = P_{avg}/P_{peak} = 18.3/53.4 = 0.34$$

 $t = 3.5 \text{ cycles} \times 1/60 \text{ cps} = .0585 \text{ second}$
 $\beta t = 0.34 \times .0585 = 0.020 \text{ second}$

Thus the heating effect of the four cycles of current can be approximated by a single rectangular pulse of power with amplitude of 53.4 watts and a duration of 0.020 second. This is a conservative approximation.

3.6.3 Resistance Welding Ratings for Recurrent Pulse Bursts

Recurrent waveforms similar to those shown for Figure 3.11 are required for SCR's used in welding service as AC contactors. In order to aid the application of SCR's for this special application⁶ a rating format has been developed and is shown in Figure 3.12.




FIGURE 3.12 RESISTANCE WELDING RATINGS FOR THE C380 SERIES SCR PAIR

The welding ratings relate the maximum RMS line current, for the conduction interval, of a pair of SCR's (shown in Figure 3.11A) to the number of cycles in the burst and the burst duty cycle. In addition cooling variables such as ambient temperature and case to sink thermal path are taken into consideration by providing a family of curves such as Figure 3.12 for different values of T_A and $R_{\Theta JC}$.

Sample problem: Pair of C380's are used as a resistance welding ac contactor. Welder duty cycle and burst cycles are to be set at ten percent and two cycles, as shown in Figure 3.13A. Assuming the cooling conditions of Figure 3.12, maximum allowable RMS current during

the conduction interval is 1450 amperes.




Figure 3.13B displays another example welding waveform which does not fit the rating format of Figure 3.12. By use of the principle depicted in Section 3.6.2 and Figures 3.10 and 3.11 the waveform of Figure 3.13B can be made to fit the format as shown in Figure 3.13C where the waveform of Part B is bunched together resulting in a "worst case" approximation. The resulting on-state RMS line current using a pair of C380's with the cooling conditions as stated in Figure 3.12 is 1150 amperes RMS at the equivalent translated duty cycle of 20% and 4 cycle burst.

3.7 RECURRENT AND NON-RECURRENT di/dt RATINGS

3.7.1 Introduction

In many cases the SCR may be assumed to turn on instantaneously. This assumption is valid if the rate of rise of anode current (di/dt) is slow compared to the time required for the semiconductor junctions to reach a state of full on-state conduction at uniform current density.

The current ratings discussed in the preceding sections are based on such a condition of uniform current density. In other words, the peak junction temperature, on which the recurrent and non-recurrent current ratings are based, is assumed to occur uniformly across the entire junction.

In cases where the rate of rise of anode current (di/dt) is very rapid compared to the spreading velocity of the turn-on process across the junctions, local "hot spot" heating will occur due to high current density in those junction regions that have started to conduct.^{7,8} Particularly, if the SCR is switched from a high blocking voltage at a very

large value of di/dt, turn-on switching dissipation in localized regions of the SCR may lead to an excessive temperature rise at a "hot spot" exceeding the device temperature rating.

In a manner analogous to Section 3.5.1 the rate of rise of anode current ratings are subdivided into two industry classifications; recurrent and non-recurrent ratings. In addition to the industry standard, General Electric uses a more stringent recurrent rating method called a concurrent rating, which is part of a comprehensive high frequency rating technique discussed in Section 3.8.

3.7.2 Industry Standard di/dt Rating (Recurrent)

The rating includes a standard waveform and accompanying set of test conditions as outlined in Figure 3.14. The rating guarantees that the device will block voltage but does not guarantee maintenance of device dynamic characteristics such as turn-off time and dv/dt capability.




FIGURE 3.14 INDUSTRY STANDARD DI/DT TEST CIRCUIT

Both turn-off time and dv/dt capability are limited by the hottest spot of the silicon junction during the commutation interval. Figure 3.15 shows the resulting higher hot spot temperatures which may be generated during high frequency operation due to turn-on di/dt heating. Therefore it is concluded that the industry standard test, while valid for low frequency operation, is not adequate for high frequency characterization.




FIGURE 3.15 HOT SPOT TEMPERATURE VS REPETITION RATE

3.7.3 Concurrent di/dt Rating (Recurrent)

To overcome the limitations of the above rating method General Electric's di/dt rating concurrently takes into account the following parameters as test conditions.

- Turn-off time guarantee specifying reapplied dv/dt and reverse voltage.
- 2. Snubber circuit discharge.
- 3. Gate drive.
- 4. Switching voltage.
- 5. Case temperature.
- 6. Complete load current waveform, square wave and sine wave.
- Above rated over full operating frequency range of device capability.
- 8. Test duration ≥ 1000 hours.

Figure 3.16 details the definition of the di/dt waveform. The rated di/dt of the device is in addition to the discharge of the RC snubber circuit (when employed) shown connected in parallel with the SCR. For all high-frequency ratings, the SCR shunted by the snubber has been considered as the device under test.




FIGURE 3.16 di/dt WAVEFORM DEFINITION

3.7.4 Industry Standard di/dt Rating (Gate Triggered—Non-Recurrent)

This rating is useful in conjunction with protective devices such as fuses and circuit breakers. The test condition is identical to the recurrent industry standard test except that the test duration is five seconds minimum. Furthermore, immediately after each current pulse, off-state (blocking) voltage capability may be temporarily lost for durations less than the period of the applied pulse repetition rate.

3.7.5 Industry Standard di/dt Rating (V_(B0) Triggered—Non-Recurrent)

The same conditions as the rating described in Section 3.7.4 are used except that the device is triggered on by slowly exceeding the device's forward breakover voltage. Generally the di/dt capability for $V_{\rm (BO)}$ breakover is limited to a small fraction of its gate triggered value.

3.7.6 Turn-On Voltage

A convenient indirect relative measure of an SCR's di/dt performance is the value of its turn-on voltage characteristic at a given current and time and under specified test conditions. Figure 3.17 shows a frequently used sinusoidal anode test current waveform $i_{\rm A}$ and the simultaneous fall of SCR anode to cathode voltage $v_{\rm F}$. Turn-on voltage $V_{\rm TON}$ is defined as the value of voltage at the time of peak current $I_{\rm TM}$. Common values used for current pulse width $t_{\rm p}$ are 10 microseconds, peak current 150 A, with typical values of $V_{\rm TON}$ in the range of 3 to 30 volts.

The significance of $V_{\rm TON}$ lies in the fact that it is a measure of the current density in the device at the time it is measured. A lower voltage drop indicates a greater amount of active device area turned on, and thus better turn-on switching, or di/dt, performance. Relative tests of this nature can be conducted in the test circuit shown in Figure 3.14.




FIGURE 3.17 DEFINITION OF TURN-ON VOLTAGE

This test is most useful for short pulses. For wider pulses, and a comprehensive measurement of switching performance, the user is urged to refer to watt-second loss data as described in the next section.

HIGH FREQUENCY CURRENT RATINGS 3.8

As the frequency of switching is increased, the contribution of the per cycle turn-on switching loss integrated over the period of one cycle of operation becomes an increasingly significant part of the total average power dissipation of the thyristor. In order to properly apply the device under this condition switching losses must be considered.

The following discusses the two major types of high frequency current ratings which account for switching losses.

High Frequency Sinusoidal Waveshape Current Ratings 3.8.1

Sinusoidal current waveshapes are commonly seen by all SCR's used in medium to high frequency inverter circuits, used both as the main switch, and as the companion auxiliary commutating switch. In addition there is a large requirement for SCR's used as auxiliary commutating switches in low frequency inverters where the main current handling switch (SCR) sees basically a rectangular current waveshape. Sinusoidal waveforms are used so extensively for two reasons. First, at high frequencies and/or narrow pulse widths the SCR switching stresses are considerably lower for sinusoidal pulses than for rectangular shaped pulses having the same base width, frequency and RMS current. This results in a higher RMS current handling capability at high frequencies for the sinusoidal waveform operation as shown in Figure 3.18 for the GE C158/C159 SCR.




FIGURE 3.18 MAXIMUM RMS ON-STATE CURRENT VS FREQUENCY FOR THE GE C158/C159 SCR

Secondly, forced commutation circuits are generally composed of L-C reactive components which force nearly sinusoidal currents through the commutating switch.

Rating data is given by providing plots of maximum allowable RMS current vs pulse width over the operating frequency range of the device as shown in Figure 3.19 for the GE C158/C159 type SCR.




FIGURE 3.19 MAXIMUM ALLOWABLE PEAK ON-STATE CURRENT VS PULSE WIDTH (Tc = 65°C) FOR THE GE C158/C159 SCR

The ratings⁹ of Figure 3.19 reflect General Electric's concurrent rating concept by specifying all circuit conditions, thus insuring device commutation under the highest stress conditions. The device's di/dt capability is an inherent part of the rating being reflected in the rate of rise of the sinusoidal waveform. Curve sets are provided for case temperatures other than 65°C to allow extrapolations of current based on the designer's individual application.

The curves are generated by empirical life testing in combination with computer models. UNLIKE THE LOW FREQUENCY CURRENT RATING CURVES, THE HIGH FREQUENCY RATING DATA IS NOT DIRECTLY OBTAINED FROM AVERAGE POWER DISSIPATION AND MAXIMUM JUNCTION TEMPERATURE LIMITATIONS IN COMBINATION WITH THERMAL RESISTANCE DATA. The reason for this departure in rating technique is fundamental to the difference between high and low frequency device operation. At low frequency the device is assumed to have its power losses spread evenly across the silicon wafer and consequently to be at a uniform temperature, At high frequencies device losses tend to concentrate near the turn-on region of the silicon wafer resulting in high power densities even at relatively low average dissipation levels.

Average device power dissipation must be known if the heatsink is to be sized properly to keep the case temperature maintained at the

value required by Figure 3.19. Average power is determined by use of Figure 3.20 for the C158/C159 type SCR.

The energy loss data curves continue the concurrent rating concept mentioned earlier in this section and in Section 3.7.3, by including total device losses comprised of the following components:

- a) Blocking losses
- b) Switching* and conduction losses
- c) Reverse recovery losses
- d) Gate power dissipation losses
- *Including component due to snubber discharge.

The average power is found by multiplying the watt second/pulse found from Figure 3.20 for the current waveshape the device is switching with the switching repetition rate.




FIGURE 3.20 ENERGY PER PULSE FOR SINUSOIDAL PULSES FOR THE GE C158/C159 SCR

3.8.2 High Frequency Rectangular Waveshape Current Ratings

Rectangular¹⁰ current waveforms are the mainstay of switching SCR's operating in low to medium frequency power conversion systems. Popular examples of circuitry imposing this type of duty on the main power switches are pulse width modulated inverters for AC motor speed control and DC choppers for DC motor speed control.

To fully characterize an SCR under rectangular current waveform conditions, four parameters are needed to define the operating waveform as shown in Figure 3.21 and a fifth, case temperature, is needed to specify thermal conditions.




FIGURE 3.21 RECTANGULAR CURRENT WAVEFORM DEFINITION

An example of a current rating curve for the C398 SCR is shown in Figure 3.22. Additional curves are given in the data sheet for 25% and 10% duty cycle operation to allow for interpolation between 75% and 5% duty cycle operation. Like the sine wave rating curves, data is also provided for other case temperatures to again allow for data interpolation.

DUTY CYCLE - 50%




FIGURE 3.22 MAXIMUM ALLOWABLE PEAK ON-STATE CURRENT VS di/dt ($T_{\rm C}=65^{\circ}$ C)

Switching loss data for heatsink selection is given in the form of watt-seconds/pulse data as shown in Figure 3.23. Because of the additional parameter, di/dt, needed to characterize the rectangular waveform, three such charts are needed where a single chart was adequate for the sinusoidal waveform case. The two additional charts characterize the losses for 25 and 5 amps/ μ second respectively; again, interpolation is employed to determine losses for di/dt's in between those given.




FIGURE 3.23 ENERGY PER PULSE FOR RECTANGULAR PULSES FOR THE C397/C398 SCR (di/dt = 100 A/ μ sec)

3.9 VOLTAGE RATINGS

The voltage ratings of SCR's have been traditionally designated by a single suffix letter, or single letter group, in the model number of the device (e.g., C35B) or are an integral part of its JEDEC registration. The designation is translated in the specifications and defines the thyristor's rated peak voltage which the device will safely withstand in both the off-state and reverse directions without breaking down. The off-state was formerly referred to as the forward direction, i.e., anode positive with respect to the cathode of an SCR. It is applicable to any junction temperature within the specified operating range. This symmetry of off-state and reverse voltage ratings is characteristic of all standard low frequency SCR's. Symmetry does not always exist for high frequency, inverter type SCR's. Where symmetry fails to exist the device voltage grade may be specified by more than one letter group separated by a number, dash or slash. An example is the C138N10M with a V_{DM} of 600 volts and a V_{DRM} of 800 volts. This particular device type also has a V_{RRM} rating of 50 volts which is not described in the type number designation.

Voltage ratings are related to several device parameters and characteristics. Of primary concern is the blocking current and its relationship to device junction temperature. Blocking current approximately doubles with every 10°C rise in T_J. Since junction temperature is a direct function of total device power dissipation, it is possible to have regenerative thermal runaway of an SCR if the SCR's heatsink is above a critical value.¹¹ Generally this value is many times higher than typically used to dissipate the SCR's losses due to current conduction. This is certainly true of all the low frequency, slow turn-off SCR's currently made. For fast turn-off, high frequency operation blocking

current is traded off against enhanced turn-off time performance. The higher blocking losses that result require a special rating format for such devices if full advantage is to be taken of the device's inherent voltage capability. The following discussion first considers the standard voltage ratings which are applicable to both low and high frequency SCR's. Later the special requirements of some high frequency SCR's are discussed.

3.9.1 Reverse Voltage (V_{RRM}) and (V_{RSM})

In the reverse direction (anode negative with respect to cathode), the SCR behaves like a conventional rectifier diode. General Electric assigns two types of reverse voltage ratings: repetitive peak reverse voltage with gate open, V_{RRM} (formerly designated by " $V_{ROM(rep)}$ "); and non-repetitive peak reverse voltage with gate open, V_{RSM} (formerly designated " $V_{ROM(non-rep)}$ ").

If these ratings are substantially exceeded, the device will go into breakdown and may destroy itself. Where transient reverse voltages are excessive, additional $V_{\rm RRM}$ margin may be built into the circuit by inserting a rectifier diode of equivalent current rating in series with the controlled rectifier to assist it in handling reverse voltage. For a detailed discussion on voltage transients, see Chapter 16; for series operation, see Chapter 6.

3.9.2 Peak Off-State Blocking Voltage (V_{DRM}) (Formerly Peak Forward Blocking Voltage (V_{EXM}))

The peak off-state blocking voltage $V_{\rm DRM}$ is given on the specification bulletin at maximum allowable junction temperature (worst case) with a specified gate bias condition. The larger SCR's are specified for a peak off-state blocking voltage rating with the gate open; smaller SCR's are usually characterized for a peak off-state blocking voltage with a specified gate-to-cathode bias resistor. The SCR will remain in the off-state if its peak off-state voltage rating is not exceeded.

3.9.3 Peak Positive Anode Voltage (PFV)*

An SCR can be turned on in the absence of gate drive by exceeding its off-state breakover voltage characteristic $V_{(BO)}$ at the prevailing temperature conditions. Although SCR's, in contrast to diode thyristors, are designed to be brought into conduction by means of driving the gate, breakover in the off-state direction is generally not damaging provided the allowable di/dt under this condition is not exceeded (see Section 3.7).

Some SCR's are assigned a PFV rating. This rating is usually at or above the $V_{\rm DRM}$ rating. Off-state voltage which causes the device to switch from a voltage in excess of its PFV rating may cause occasional degradation or eventual failure. Figure 3.24 illustrates the relationship between PFV and peak off-state blocking voltage rating $V_{\rm DRM}$.

SIGNIFICANCE OF VDRM AND PFV




FIGURE 3.24 SIGNIFICANCE OF VDRM AND PFV RATINGS

The PFV rating is often of practical importance when SCR's are tested for their actual breakover voltage characteristic $V_{\rm (BO)}$ at room temperature; often a unit will have a $V_{\rm (BO)}$ beyond its PFV rating at temperatures lower than maximum rated junction temperature. A proper test for $V_{\rm (BO)}$ under these circumstances would be to conduct it at elevated temperature provided that $V_{\rm (BO)}$ is lower than PFV.

In applications where the PFV rating of an SCR may be exceeded it is suggested that a network be connected anode to gate so that the device will trigger by gate drive rather than by off-state breakover. A zener diode may be used to effect gate triggering at a predetermined level, or a Thyrector diode may be used to obtain a similar action.

*Previously referred to as peak forward voltage. PFV is used as an abbreviation.

3.9.4 Voltage Ratings for High Frequency, Blocking Power Limited SCR's

Inverter circuits frequently impose short time repetitive peak offstate and reverse voltages upon SCR's. These transients are often induced by the forced commutation circuits. Typically these transients are in the 5 to 100 microsecond range and occupy less than 33% of the blocking interval. In some circuits feedback diodes placed across the SCR limit the reverse blocking voltage to only a few volts, typically 2 volts and always less than 50 volts.

In order to allow high frequency SCR's to block these short time repetitive transients and yet not arbitrarily limit their voltage rating due to high blocking losses at the high voltage levels a new rating definition has been introduced as shown in Figure 3.25.




FIGURE 3.25 ALLOWABLE VOLTAGE ENVELOPE FOR C138N10M AND C139N10M SCR'S

Basically the difference between this rating and the conventional is the limitation on the duty cycle of $V_{\rm DRM}$ to confined limits. The $V_{\rm DRM}$ value is specified by the first letter code of the C139. The second letter code indicates the $V_{\rm DM}$ value. Any voltage envelope may be applied to the device providing it is held to within the envelope prescribed in Figure 3.25 for the C139N10M and within the same envelope with the addition of the 50 volt reverse limit for the C138N10M.

Furthermore, the C139N10M case to ambient thermal resistance must not exceed 3.0°C/watt. Should the designer choose to operate outside the voltage envelope shown, the factory must be consulted and a lower value of R_{θ} (case to ambient) may have to be used in order to maintain device thermal equilibrium. As the state of the art advances and as experience is obtained with this rating philosophy, it is expected that additional information will be provided the designer to enable direct calculation of both the blocking losses and the related maximum R_{θ} (case to ambient) for maintenance of device thermally stability.

3.10 RATE OF RISE OF OFF-STATE VOLTAGE (dv/dt)

A high rate of rise of off-state (anode-to-cathode) voltage may cause an SCR to switch into the "on" or low impedance conducting state. In the interest of circuit reliability it is, therefore, of practical importance to characterize the device with respect to its dv/dt withstand capability.

The circuit designer may often limit the maximum dv/dt applied to an SCR by means of added suppressor or "snubber" networks placed across a device's terminals. Chapter 16 includes useful design information for the design of such networks.

General Electric SCR's and triacs are characterized with respect to dv/dt withstand capability in the following contexts:

3.10.1 Static dv/dt Capability

This specification covers the case of initially energizing the circuit or operating the device from an anode voltage source which has superposed fast rise-time transients. Such transients may arise from the operation of circuit switching devices or result from other SCR's operating in adjacent circuits. Interference and interaction phenomena of this type are discussed further in Chapter 17. The industry standard dv/dt definitions are defined by the waveforms shown in Figure 3.26.




FIGURE 3.26 dv/dt WAVEFORM DEFINITION

Either a linear ramp or the exponential waveform may be used. When the exponential ramp is used the slope is defined as shown by the linear ramp of Figure 3.26(a) intersecting the single time constant value as shown. The linear waveform definition of Figure 3.26(b) is self explanatory. The following discussion applies to the exponential case used for industry registration purposes.

Some specification sheets give the time constant τ under specified conditions rather than a numerical value for dv/dt.

It will be noted that

$$\tau = \frac{0.632 \times \text{Rated SCR Voltage (V_o)}}{\text{dv/dt}}$$
(3.5)

The initial dv/dt withstand capability will be recognized as being greater than the value defined in Figure 3.26(a). In terms of specified minimum time constant it is

$$\begin{vmatrix} dv/dt \\ t = 0 + \end{vmatrix} = \frac{\text{Rated SCR Voltage (V_o)}}{\tau}$$
 (3.6)

In terms of specified maximum dv/dt capability, the allowable initial dv/dt withstand capability is

The shaded areas shown in Figure 3.26 represent the area of dv/dt values that will not trigger the SCR. These data enable the circuit designer to tailor his circuitry in such a manner that reliable circuit operation is assured.

Static dv/dt capability is an inverse function of device junction temperature as well as a complex function of the transient waveform shape. Figure 3.27 shows one example of how wave shape can greatly change the withstand capability of a typical SCR.




FIGURE 3.27 TYPICAL dv/dt WITHSTAND CAPABILITY OF C50 SCR

Reverse biasing of the gate with respect to the cathode may increase dv/dt withstand capability beyond that shown on an SCR's data sheet. This increase is generally limited to medium and low current SCR's. The reader is referred to Chapter 1 for further discussion.

3.10.2 Reapplied dv/dt

This specification generally forms part of an SCR's turn-off time specification and is really a turn-off time condition, rather than a specification in its own right. It is defined as: the maximum allowable rate of reapplication of off-state blocking voltage, while the SCR is regaining its rated off-state blocking voltage $V_{\rm DRM}$, following the device's turn-off time t_q under stated circuit and temperature conditions. The waveform is defined in Figure 3.28. For further information consult Chapter 5.




FIGURE 3.28 REAPPLIED dv/dt WAVEFORMS

3.10.3 Triac Commutating dv/dt

Commutating dv/dt¹² differs from both the static and reapplied dv/dt in that it presupposes device commutation immediately prior to application of off-state voltage as shown in Figure 3.29. Commutating dv/dt is generally substantially below a triac's static dv/dt rating. Commutating di/dt, case temperature and RMS on-state current are all conditions for the commutating dv/dt specification.




FIGURE 3.29 WAVEFORM OF COMMUTATING dv/dt

Since commutating dv/dt varies with commutating di/dt, the factory should be consulted for operation of triacs beyond 60 Hz. Standard selections are available for 400 Hz operation upon request. Figure 3.30 shows the typical variation of triac commutating dv/dt with commutating di/dt. Consult Chapter 7 for additional detail.




FIGURE 3.30 TYPICAL RATE OF REMOVAL OF CURRENT (di/dt) EFFECT UPON COMMUTATING dv/dt

3.11 GATE CIRCUIT RATINGS

Maximum ratings for the gate circuit are discussed in Chapter 4.

3.12 HOLDING AND LATCHING CURRENT

Somewhat analogous to the solenoid of an electromechanical relay, an SCR requires a certain minimum anode current to maintain it in the "closed" or conducting state. If the anode current drops below this minimum level, designated as the holding current, the SCR reverts to the forward blocking or "open" state. The holding current for a typical SCR has a negative temperature coefficient; that is, as its junction temperature drops its holding current requirement increases. This increase in both holding and latching current may be limiting in military applications where -65°C operation is required. THE DESIGNER IS URGED TO TAKE SPECIAL PRECAUTIONS TO INSURE AGAINST LATCHING AND HOLDING CURRENT PROBLEMS AND BY CONSULTING THE FACTORY WHERE DOUBT MAY EXIST.

A somewhat higher value of anode current than the holding current is required for the SCR to initially "pickup." If this higher value of anode latching current is not reached, the SCR will revert to the blocking state as soon as the gate signal is removed. After this initial pickup action, however, the anode current may be reduced to the holding current level. Where circuit inductance limits the rate of rise

of anode current and thereby prevents the SCR from switching solidly into the conducting state, it may be necessary to make alterations in the circuit. This is discussed further in Chapter 4.

A meaningful test for the combined effects of holding and latching current is shown in Figure 3.31. The SCR under test is triggered by a specified gate signal, under specified conditions of voltage, anode cur-

rent, pulse width and junction temperature.

The test circuit allows the SCR to latch into conduction at a current level $I_{\rm F1}$. The test circuit then reduces the current to a continuously variable level $I_{\rm F2}$. The current $I_{\rm F2}$ at which the SCR reverts to the off-state is the desired value of holding current. See Chapter 20 for details of a suitable test circuit.




FIGURE 3.31 HOLDING CURRENT TEST WAVEFORM

3.13 REVERSE RECOVERY CHARACTERISTICS

During commutation SCR's display a transient reverse current that far exceeds the maximum rated blocking current. This reverse current is called reverse recovery current and its time integral is termed recovered charge. Figure 3.32 defines the salient reverse recovery parameters. The cross-hatched area represents a common industry method of defining recovered charge ($Q_{\rm RR}$), along with a method for defining recovery time ($t_{\rm rr}$). T_4 is arbitrarily chosen to occur at intersection of the dotted line drawn from $i_{\rm R}$ through the $i_{\rm R/4}$ point, intersecting with the zero current value. Thus defining recovery time as T_4-T_1 . Attempts at using lower values than ($i_{\rm R/4}$) for the definition run into the problem of measuring T_3 accurately for very soft recovery devices where the recovery current slope may be very gradual.

Recovered charge is often specified in preference to t_{rr} due to its strong application orientation. Specifically where the voltage across the device must be limited by an R-C snubber network in series applications, the size of the capacitor required is determined by the SCR's recovered charge characteristics (see Chapter 6 for details).




FIGURE 3.32 SCR RECOVERY WAVEFORM DEFINITION

Figure 3.33 shows an SCR's typical recovered charge characteristics.




FIGURE 3.33 TYPICAL RECOVERED CHARGE (125°C) C158 SCR

It is to be noted that both Q_{RR} and t_{rr} are strongly circuit dependent as well as device dependent. Both the peak-on-state current prior to commutation as well as the commutation di/dt are significant circuit variables. Additionally recovered charge has a positive temperature coefficient requiring a fixed junction temperature as part of the test conditions.

REFERENCES

- 1. "Power Semiconductors Under Transient and Intermittent Loads," F. W. Gutzwiller and T. P. Sylvan, AIEEE Transactions, Part I, Communications and Electronics, 1960, pages 699-706. (Reprint available as Application Note 200.9.)
- "Take the Guesswork Out of Fuse Selection," F. B. Golden, Electronic Engineer, July 1969. (Reprint available as publication 660.21.)
- "Thermal Mounting Considerations for Plastic Power Semiconductor Packages," R. E. Locher, General Electric Application Note 200.55.
- "Better Utilization of SCR Capability With AC Inductive Loads,"
 J. C. Hey, EDN, May 1966, pp. 90-100. (Reprint available as Publication 660.12.)

5. "The Computerized Use of Transient Thermal Resistance to Avoid Forward Biased Second Breakdown in Transistors." R. E. Locher. Proceedings of the National Electronics Conference, Vol. 26, pp. 160-171 December 1970 (Reprint available as Publication 660.22.

6. "Ratings and Applications of Power Thyristors for Resistance Welding," F. B. Golden, IEEE Industry & General Applications

Conference Record, #69C5-IGA, pp. 507-516.

7. "The Ratings of SCR's When Switching Into High Currents," N. Mapham, IEEE CP63-498, Winter General Meeting, New York, N. Y. January 29, 1963. (Reprint available as Application Note 200.28.)

8. "Behavior of Thyristors Under Transient Conditions." I. Somos and D. Piccone, Proceedings of the IEEE, Vol. 55, No. 8, Special Issue of High-Power Semiconductor Devices, August 1967, pp. 1306-1311.

9. "The Rating and Application of SCR's Designed for Switching at High Frequencies." R. F. Dver. IEEE Transactions of Industry and General Applications, January/February 1966, Vol. IGA-2, No. 1, pp. 5-15. (Reprint available as Publication 660.13.)

10. "The Characterization of High Frequency, High Current, Reverse Blocking Triode Thyristors for Trapezoidal Current Waveforms," R. E. Locher, IEEE Transactions of Industry and General Appli-

cations. April 1968.

11. "The Rating and Application of a Silicon Power Rectifier," D. K. Bisson, Rectifiers in Industry, June 1957, publication T-93, Ameri-

can Institute of Electrical Engineers, New York, N. Y.

12. "Bidirectional Triode Thyristor Applied Voltage Rate Effect Following Conduction," J. F. Essom, Proceedings of the IEEE, Vol. 55. No. 8. Special Issue of High-Power Semiconductor Devices, August 1967, pp. 1312-1317.

13. "Power Thyristor Rating Practices," J. S. Read, R. F. Dyer, Proceedings of the IEEE, Vol. 55, No. 8, Special Issue on High-Power

Semiconductor Devices August 1967, pp. 1288-1300.

14. "Semiconductor Controlled Rectifiers-Principles and Applications of p-n-p-n Devices," F. E. Gentry, et al., Chapter 4, Prentice Hall, Englewood Cliffs, N. J.



GATE TRIGGER CHARACTERISTICS, RATINGS, AND METHODS

The ability of the triode thyristor (SCR or triac) to switch from nonconducting to conducting state in response to a small control signal is the key factor in its widespread utility for control of power. Proper triggering of the thyristor requires that the source of the trigger signal should supply adequate gate current and voltage, without exceeding the thyristor gate ratings, in accordance with the characteristics of the thyristor and the nature of its load and supply. The trigger source impedance, time of occurrence and duration of the trigger signal, and off-state conditions are also important design factors. Since all applications of thyristors require some form of triggering, this chapter is devoted to the fundamentals of the gate triggering process, gate characteristics and ratings, interaction with the load circuit, characteristics of active trigger-circuit components, and basic examples of trigger circuits. This chapter will be devoted mostly to SCR's, while Chapter 7 contains more details on triac triggering. Specific trigger circuits for performing various control functions are shown in subsequent chapters.

4.1 THE TRIGGERING PROCESS

Section 1.3 of Chapter 1 and Section 7.1.3 of Chapter 7 describe the two-transistor analogy of the SCR, the junction gate and remote gate operation of the triac, and the remote-base transistor action of the SCR. From those discussions, it can be seen that the transition of a thyristor from the non-conducting to the conducting state is determined by internal transistor-like action.

The switching action, with slowly increasing DC gate current, is preceded by symmetrical transistor action in which anode current increases proportionally to gate current. As shown in Figure 4.1, with a positive anode voltage, the anode current is relatively independent of anode voltage up to a point where a form of avalanche multiplication causes the current to increase. At this point, the small-signal (or instantaneous) impedance (dV/dI) of the thyristor changes rapidly, but smoothly, from a high positive resistance to zero resistance, and thence to increasing values of negative resistance as increasing current is accompanied by decreasing voltage. The negative resistance region continues until saturation of the "transistors" is approached, wherein the impedance smoothly reverts from negative, to zero, to positive resistance.

The criteria for triggering depends upon the nature of the external anode circuit impedance and the supply voltage, as well as the gate current. This can be seen by constructing a load line on the curves of Figure 4.1, connecting between the open-circuit supply voltage, V_L,

and the short-circuit load current, I_A . With zero-gate current, the thyristor characteristic curve intersects the load line at a stable point (1). At a gate current of I_{G1} , the characteristic curve becomes tangential to the load line at a point (2) where the negative resistance of the thyristor is equal in magnitude to the external load resistance. Since this condition is unstable, the thyristor switches to the low-impedance state at stable operating (3). The gate current may now be removed and conduction will be maintained at point (3). If the supply voltage is reduced to V_{L2} the load line will shift and the operating point (3) will move toward the origin. When the load line becomes tangential to the characteristic curve at point (4), the condition is again unstable, and

the thyristor reverts back to the high-impedance "off state."

The anode current at point (4) is the "holding" current for this set of conditions. If, instead of reducing supply voltage to reach point (4), the load resistance were increased, the point (5) at which the characteristic curve becomes tangential to the load line occurs at a lower current, which is the holding current for that set of conditions. If the gate current Ic1 were maintained while supply voltage was reduced to V_{1.3}, turn-off would have occurred at point (6), at a lower anode current. A higher gate current, Ice would then be required to trigger the SCR, but reduction of this gate signal below I_{G1} would allow it to switch off, hence the SCR would not have been truly latched in the on-state. The latching current is at least as high as the holding current (at I_G= 0), and is higher in some SCR's because of non-uniform areas of conduction at low currents. In those cases, the triggering criterion is not only meeting a negative-resistance intercept condition such as point (2), but also reaching a certain minimum anode current at point (3).




FIGURE 4.1 SCR ANODE-CATHODE CHARACTERISTICS WITH GATE CURRENT

The triac gate characteristics in quadrants I and III appear similar to that of the SCR in quadrant I. It should be remembered that the triac can be triggered with either a positive or negative gate signal but that the turn-on process will not be perfectly symmetrical for all possible biasing and triggering conditions.

Thyristor triggering requirements are dependent on both anode and gate conditions. Therefore, specifications on a given thyristor's requirements for gate voltage and gate current to trigger ($V_{\rm GT}$ and $I_{\rm GT}$) also define the anode circuit voltage and load resistance conditions.

4.2 SCR GATE-CATHODE CHARACTERISTICS

Trigger circuits must be designed to produce proper current flow between the gate and cathode terminals of the SCR. The nature of the impedance which these two terminals present to the trigger circuit is a determining factor in circuit design.

From basic construction and theory of operation, it can be seen that the electrical characteristics presented between the gate and cathode terminals are basically those of a p-n junction—a diode. This is not the whole story.

4.2.1 Characteristics Prior to Triggering

Figure 4.2 shows the low-frequency full and simplified equivalent circuits of the gate-to-cathode junction with no anode current flowing (open anode circuit) for both conventional as well as for amplifying gate SCR's. The series resistance $R_{\rm L}$ represents the lateral resistance of the p-type layer to which the gate terminal is connected. The shunt resistance $R_{\rm S}$ represents any intentional or inadvertent "emitter short" that may exist in the structure. The magnitudes of $R_{\rm L}$ and $R_{\rm S}$ are variables resulting both from structure design and manufacturing process. For example, $R_{\rm S}$ is extremely high in the C5 type SCR and quite low in the C180 type which features emitter "shorts" to increase its $V_{\rm DRM}$ rating and dv/dt characteristic. The diodes are shown as avalanche ("zener") diodes because the reverse avalanche voltages of SCR gate junctions are typically in the range from 5 to 20 volts, a condition easily encountered in trigger circuits.




FIGURE 4.2(a) GATE-CATHODE EQUIVALENT CIRCUIT FOR THE CONVENTIONAL SCR




FIGURE 4.2(b) GATE-CATHODE EQUIVALENT CIRCUIT FOR THE AMPLIFYING GATE SCR




FIGURE 4.3 GATE-CATHODE CHARACTERISTIC CURVE ($I_A = 0$)

The difference between a typical gate characteristic and an ordinary diode junction is shown in Figure 4.3. The relative effects of R_L and R_8 are apparent in different regions of the curve.

The equivalent circuit and characteristics shown here are valid only when anode current is zero or small as compared with gate current. This information is, therefore, useful for reverse gate bias, for very low forward gate current, and for examination of trigger circuits with anode disconnected.


4.2.2 Characteristics at Triggering Point

With the anode supply connected, the equivalent gate circuit must be modified, Figure 4.4, to include the anode current flow across the gate junction. Since anode current is a function of gate current (see Chapter 1), the total current through the junction and the voltage drop across the junction will increase more rapidly than with gate drive alone. As anode current increases (Figure 4.5), the small-signal impedance between the gate and cathode terminals changes smoothly from positive, to zero, to negative resistance. When the characteristic curve becomes tangential with the load line of the gate signal source impedance at point (1), the anode current becomes regenerative and the SCR can then trigger. For specification purposes, "I_{GT}" is the maximum gate supply current required to trigger, hence is measured at the peak of the curve (refer to Chapter 20 for test method).

Thus it is apparent that the impedance of the gate signal source is another factor in the criteria for thyristor triggering.

4.2.3 Characteristics After Triggering

After the thyristor has been triggered and anode current flow



across the gate-cathode junction is sufficient to maintain conduction, the gate impedance changes. Figure 4.4, shows that it behaves like a source, having a voltage equal to the gate-cathode junction drop (at the existing anode current) and an internal impedance R_r. This voltage is very nearly equal to the voltage drop between anode and cathode. The characteristics under this condition are shown in Figure 4.6. The curvature in the fourth quadrant is effectively the result of an increasing R_I. as more current is taken out of the gate. This is the result of the distributed nature of the gate junction as shown in Figure 4.2. As the gate-to-cathode terminal voltage is reduced by withdrawing current, the current flow through the lateral resistance of the p-type layer causes current to cease flowing through that portion of the p-n junction nearest the gate terminal. This causes an increase in current density in areas remote from the gate terminal. The higher current density and power dissipation in the lateral resistance can cause thermal damage to the thyristor.




FIGURE 4.6 GATE CHARACTERISTICS AFTER TRIGGERING

If two SCR's are connected with gates and cathodes common, the gate voltage produced by conduction of one SCR can, in some cases, produce adequate triggering current in the gate of the other SCR. In many instances, this may be a desired effect—turning both SCR's on

simultaneously. In other cases, however, as when the anode supply voltages of the two are 180 degrees out of phase, the existence of gate current in the reverse-biased SCR can cause triggering at the instant it becomes forward-biased because of stored charge in the p-type layer. It can also cause excessive reverse current by the remote-base transistor action.

4.3 EFFECTS OF GATE-CATHODE IMPEDANCE AND BIAS

The preceding sections have shown that the criteria for triggering involves the gate current, gate signal source impedance, and anode supply (load) impedance. The interaction between gate and anode circuits demands examination in some depth.

4.3.1 Gate-Cathode Resistance

The two-transistor analogy shows that a low external resistance between gate and cathode bypasses some current around the gate junction, thus requiring a higher anode current to initiate and maintain conduction. Low-current, high sensitivity SCR's are triggered by such a low current through the gate junction that a specified external gate-cathode resistance is required in order to prevent triggering by thermally generated leakage current. This resistance also bypasses some of the internal anode current caused by rapid rate-of-change of anode voltage (dv/dt, see Chapter 3). It raises the forward breakover voltage by reducing the efficiency of the n-p-n "transistor" region, thus requiring a somewhat higher avalanche multiplication effect to initiate triggering. The latching and holding anode currents are also affected by the current which bypasses the gate junction.

The relative effect of the external resistance is dependent upon the magnitudes of the internal resistances, $\rm R_L$ and $\rm R_S$ of Figure 4.2. For low-current thyristors, the type of construction used generally leads to high values of $\rm R_S$ (virtually no emitter shorting) and low values of $\rm R_L$ because of the small pellet size. Figure 4.7 shows the effect of external gate-to-cathode resistance upon holding current for the type C106 low-current SCR. The spread between maximum and minimum values represents production variations of the internal resistances and varia-

tions in current-gain of the equivalent "transistor" regions.

External shunt gate resistance also slightly reduces the turn-off time of the SCR by assisting in recovering stored charge, by raising the anode holding current, and by requiring higher anode current to initiate re-triggering.




FIGURE 4.7 MAXIMUM AND MINIMUM HOLDING CURRENT VARIATION WITH EXTERNAL GATE-TO-CATHODE RESISTANCE FOR C106 SCR

4.3.2 Gate-Cathode Capacitance

A low shunt capacitive reactance at high frequencies can reduce the sensitivity of a thyristor to dv/dt effects (see Chapter 3), in much the same manner as a resistor, while maintaining higher sensitivity to DC and low frequency gate signals. This integrating effect is particularly useful where high-frequency "noise" is present in either the anode or gate circuits. At the point of triggering, however, the gate voltage (see Figure 4.5) must increase as anode current increases. Therefore, a capacitor connected between gate and cathode will tend to retard the triggering process, yielding longer delay-time and rise-time of anode current. This action can be detrimental when a high di/dt of anode current is required (see Chapters 3 and 5).

After the SCR has been turned on, the gate acts as a voltage source, charging the capacitor to the voltage drop across the gate junction. Since this voltage (depending on value of anode current) is generally higher than the gate voltage required to trigger the SCR ($V_{\rm GT}$), the energy stored in the capacitor can supply triggering current for a period of time after removal of anode current, thereby possibly causing the SCR to fail to commutate. In low-current SCR's, a capacitor on the order of 10 microfarads can maintain gate current for over 10 milliseconds, hence can prevent commutation in half-wave, 50 or 60 Hz circuits.

If the gate triggering signal is a low-impedance pulse generator in series with a capacitor, the capacitor can be charged by gate current during the pulse and the polarity will be such that at the end of the pulse the SCR gate will be driven negative. For low values of anode current at this instant, the negative drive may raise the holding current requirement above the anode current and turn off the SCR.

4.3.3 Gate-Cathode Inductance

Inductive reactance between gate and cathode reduces sensitivity to slowly changing anode current or gate source current while maintaining sensitivity to rapid changes. This differentiating effect is useful in improving thermal stability since changes in thermal leakage current are slow. When used with the light-activated SCR, it provides sensitivity to a flash of light with insensitivity to steady-state ambient light (see Chapter 14).

With anode current flowing, the gate voltage causes current to flow out of the gate, through the inductance. The rate at which this current builds up after triggering is a function of the L/R ratio of the inductance to both internal and external resistance. As this negative gate current rises, the holding current of the thyristor also rises. If anode current is low, or increasing more slowly than negative gate current, the thyristor may drop out of conduction.

After the SCR anode current ceases, negative gate current will continue for a period of time, decaying according to the L/R time-constant. This negative gate current during the turn-off condition can reduce turn-off time (by nearly 10:1 in small SCR's) and can permit a faster rate of re-applied off-state voltage (higher dv/dt).

If a triggering current pulse is applied in parallel with an inductor and the gate, the pulse can produce a current flow through the inductor. At the termination of the pulse, the inductor current will continue to flow as a negative gate current, thereby raising holding current and possibly causing turn-off of the SCR.

4.3.4 Gate-Cathode LC Resonant Circuit

A parallel LC resonant circuit connected between gate and cathode can provide a frequency-selective response, and can also produce a condition of oscillation.

The oscillating condition is obtained by making the anode current value intermediate between the normal ($I_{\rm G}=0$) holding current and the holding current with maximum negative gate current flowing through the inductor. As explained in Section 4.3.3, the SCR can be turned on, then negative gate current will increase until the SCR turns off. After turn-off, inductor current will charge the capacitor to a negative voltage, then the capacitor will discharge into the inductor in a resonant manner. When the capacitor voltage swings positive again, it can re-trigger the SCR and the process will repeat indefinitely. Damping is required to avoid such oscillation.

4.3.5 Positive Gate Bias

The presence of positive current in the gate when reverse voltage is applied to the anode may increase reverse blocking (leakage) current through the device substantially. As a result, the SCR must dissipate additional power. Therefore it is necessary either to make provision for this additional loss or to take steps to limit it to a negligible value.

Figure 4.8 gives the temperature derating for different SCR lines at various gate drive duty cycle (percent of full cycle or 360 electrical degrees) for values of peak positive gate voltage. For proper application, this loss must be included in the total device dissipation. The temperature derating, ΔT , found from Figure 4.8, must be subtracted from the maximum allowable stud temperature (found from the device rating curve) for the proper cell type and conduction angle. For lead mounted devices, subtract from the ambient temperature curve. Derating becomes negligible if the gate voltage is less than 0.25 volt or the temperature derating turns out to be 1°C or less.




FIGURE 4.8 TEMPERATURE DERATING CURVE FOR SIMULTANEOUS APPLICATION
OF POSITIVE GATE PULSE WHEN ANODE IS NEGATIVE

A means of limiting the additional reverse dissipation to a negligible value is given by a gate clamping circuit of the type shown in Figure 4.9 for low and medium current SCR's (C10 and C35 series). Resistor $R_{\rm A}$ and a diode are connected from gate to anode to attenuate positive gate signals whenever the anode is negative. For a given peak value of open circuit gate source voltage, Figure 4.9 gives the maximum ratio of the value of $R_{\rm A}$ to $R_{\rm G}$ that will safely clamp the gate for all values of reverse voltage within the reverse voltage rating of the SCR.

An alternate way to limit additional reverse leakage dissipation due to positive gate voltage is to insert in series with the SCR a recti-




FIGURE 4.9 GATE CLAMP CIRCUIT FOR CONTROLLED RECTIFIER

fier diode that has a lower reverse blocking current. In this manner the diode will assume the greater share of the reverse voltage applied to the series string, significantly reducing reverse dissipation in the SCR.

4.3.6 Negative Gate Bias

The gate should never be allowed to become more negative with respect to the cathode than is indicated on the specification bulletin. For example, the gate of the C35 (2N681) type has a rated peak reverse voltage of 5 volts. If there is a possibility that the gate will swing more negative than the rated value, a diode should be connected either in series with the gate, or from cathode to gate to limit the reverse gate voltage. A considerable negative gate current (conventional current flow out of the gate) can be caused to flow if the cathode is disconnected with the gate connected to common while the SCR is conducting forward load current (conventional current flow from anode to cathode). This current would initially be limited only by the impedance of the gate circuit and could cause the allowable gate dissipation to be exceeded, thus leading to possible failure of the SCR.

When the anode is positive, negative gate bias tends to increase the forward breakover voltage $V_{\rm (BO)}$ (Section 1.9.1) and the dv/dt withstand capability (Section 1.5) at a given junction temperature for small SCR's without internal emitter shorting. For example, the C5 types (2N1595, C106, etc.) have $V_{\rm DRM}$ specified for a certain value of

gate-to-cathode resistance ($R_{GK}=1000~\text{ohms}$) and at a specified junction temperature. For more detail on the effect of negative gate bias on small SCR's the reader is referred to Reference 1.




FIGURE 4.10 NEGATIVE GATE BIAS ARRANGEMENTS

Figure 4.10(a) shows a voltage bias arrangement. Resistor R_b is taken to a negative supply instead of being merely returned to the cathode. The voltage source E_b establishes a current $I_b \cong \frac{E_b - D}{R}$, where D is the voltage drop across diode CR1 (typical value 0.7 volt). The diode provides a fixed negative bias voltage gate-to-cathode for the SCR. The disadvantage of this approach, however, is the loss of input sensitivity due to resistor R_b .

Figure 4.10(b) shows a current bias scheme useful for smaller junction diameter SCR's. Resistor R_b and the bias source are selected so that a bias current $I_b \cong I_{\rm FXM}$ is established through resistor R_b in the direction indicated; $I_{\rm FXM}$ is the maximum forward blocking (leakage) current of the SCR under the prevailing junction temperature and anode voltage. Selection of I_b in this manner yields a "worst case" design on the assumption that most, if not all, of $I_{\rm DRM}$ will be diverted from the SCR emitter (gate-cathode junction). This approach is limited to SCR's which have sufficient reverse gate power ratings to handle reverse current I_b at its associated reverse gate voltage. The scheme of Figure 4.10(b) is suitable, for example, for General Electric C5 type SCR's which allow operation of the gate-to-cathode junction in reverse avalanche.

The improvement in dv/dt withstand capability that can be achieved by negative gate biasing is shown in Figure 4.11 for a typical C35 type SCR. It shows the effect of gate bias on the allowable time constant of application of forward blocking voltage without having the SCR switch on. The zero gate voltage curve corresponds to the time constant values given on the C35 specification sheet for the open gate condition. Figure 4.11 extends the usefulness of this information for different values of gate bias.




FIGURE 4.11 EFFECT OF GATE BIAS ON ALLOWABLE TIME CONSTANT OF APPLICATION OF FORWARD BLOCKING VOLTAGE

It is possible to design circuits which apply a negative gate bias or short the gate to the cathode only while dv/dt is being applied. These circuits do not degrade the gate signal as much as in Figure 4.10 but are expensive for most applications.

The basic idea is to differentiate the dv/dt applied to the anode, invert the polarity and apply it to the gate. Figure 4.12 shows a transistorized dynamic snubber. R_1C supplies base current to Q_1 turning it on when anode voltage is rising. Gate triggering would be lost during the time of rising dv/dt since the gate is being shunted. However, the insertion of Q_2 avoids this problem since now the gate signal not only triggers the SCR but first shunts the base drive to Q_1 . Both Q_1 and Q_2 should be epitaxial transistors with low saturation voltages.




FIGURE 4.12 TRANSISTOR SNUBBER TO IMPROVE dv/dt

Large area devices and devices with emitter shorting are influenced little by gate shorting because of the shunting effects of $R_{\rm S}$ (Figure 4.2(a)). Unless $V_{\rm (BO)}$ is specified with a bias resistor, conservative circuit design practice should not depend upon increasing $V_{\rm (BO)}$ by negative gate biasing. Some types of SCR's that feature n-type gate structures (C501, C601, etc.) as well as triacs can be triggered by either positive or negative gate signals. Under no circumstances should negative gate vias be used with these types to enhance blocking stability.

The influence of turn-off time by different gate bias techniques seems to be very limited because it is mainly a function of carrier lifetime in an area not accessible by the gate.

4.4 EFFECTS OF ANODE CIRCUIT UPON GATE CIRCUIT


In Section 4.1 it was shown that the anode circuit voltage and impedance were determining factors in triggering. The effect of anode current was discussed in Section 4.2.3. Two other effects are worth noting. Junction capacitance in the SCR can couple high-frequency signals from the anode to the gate circuit which, although they may not cause triggering in themselves, may interfere with normal operation

of the trigger circuit.

When the anode voltage of the SCR reaches either the forward breakover or reverse avalanche voltage, a voltage will appear at the gate terminal. In the case of forward breakover voltage, a forward anode current starts flowing which produces a positive gate voltage, as in normal conduction (see Section 4.2.3). When the reverse avalanche voltage is reached, the gate junction becomes reverse biased. Depending on the magnitude of $R_{\rm S}$ (Figure 4.2) the negative voltage appearing at the gate terminal may rise to the avalanche voltage of the gate junction. If a reverse voltage transient on the anode exceeds reverse avalanche, the reverse-blocking junction of the SCR no longer blocks, thereby applying the transient energy to the gate junction in reverse. The gate junction and any external circuit connected to the gate may then receive excessive voltage and current from this process.

When the SCR is conducting, its gate is essentially at the same potential as its anode. When the SCR is non-conducting, the gate potential is not related to anode potential within the normal operating range. However, during the commutating transition from conduction to non-conduction, the gate goes through an intermediate phase which can result in a large negative voltage appearing at the gate terminal. If an SCR is commutated, as in a DC chopper or flip-flop circuit, by the step application of a reverse bias, the gate voltage will initially be the normal forward gate-cathode junction drop until that junction recovers, whereupon both anode and the gate will go negative. The gate voltage will then follow anode voltage until the main reverseblocking (p-n) junction recovers, at which time the gate reverts to its normal characteristics. These transitions are readily observed on small SCR's in particular. On larger SCR's, the effects are somewhat masked by lower values of internal shunt resistance R_s. The negative transient at the gate can cause malfunction or damage in the external gate circuit.

4.5 DC GATE TRIGGERING SPECIFICATIONS



The DC gate trigger characteristics of an SCR are presented in the form of a graph similar to Figure 4.13 which applies to the C35 (2N681) type SCR. The graph shows gate-to-cathode voltage as a function of positive gate current (flow from gate to cathode) between limit lines (A) and (B) for all SCR's of the type indicated. These data apply to a zero-anode-current condition (anode open).

FIGURE 4.13 DC GATE TRIGGERING CHARACTERISTICS (FOR C35 TYPE SCR)

The basic function of the trigger circuit is to simultaneously supply the gate current to trigger $I_{\rm GT}$ and its associated gate voltage to trigger $V_{\rm GT}$. The shaded area shown in Figure 4.13 contains all the possible trigger points $(I_{\rm GT},\,V_{\rm GT})$ of all SCR's conforming to this specification. The trigger circuit must, therefore, provide a signal $(I_{\rm G},\,V_{\rm G})$ outside of the shaded area in order to reliably trigger all SCR's of that specification.

This area of SCR gate operation is indicated as the "preferred gate drive area." It is bounded by the shaded area in Figure 4.13 which represents the locus of all specified triggering points ($I_{\rm GT}$, $V_{\rm GT}$), the limit lines (A) and (B), line (C) representing rated peak allowable forward gate voltage $V_{\rm GF}$, and line (D) representing rated peak power dissipation $P_{\rm GM}$. Some SCR's may also have a rated peak gate current $I_{\rm GFM}$ which would appear as a vertical line joining curves (B) and (D).


The insert in the upper right hand portion of Figure 4.13 shows the detail of the locus of all specified trigger points, and the temperature dependence of the minimum gate current to trigger $I_{\rm GT_{min}}$. The lower the junction temperature, the more gate drive is required for triggering. (Some specifications may also show the effect of forward anode voltage on trigger sensitivity. Increased anode voltage, particularly with small SCR's, tends to reduce the gate drive requirement.) Also shown is the small positive value of gate voltage below which no SCR of the particular type will trigger.

The reverse quadrant of the gate characteristic is usually specified in terms of maximum voltage and power ratings. The application of reverse bias voltage and the extraction of reverse gate current for SCR off-state stability was discussed in Section 4.3.6.

4.6 LOAD LINES

The trigger circuit load line must intersect the individual SCR

gate characteristic in the region indicated as "preferred gate drive area" in Figure 4.13. The intersection, or maximum operating point, should furthermore be located as close to the maximum applicable (peak, average, etc.) gate power dissipation curve as possible. Gate current rise times should be in the order of several amperes per microsecond in the interest of minimizing anode turn-on time particularly when switching into high currents. This in turn results in minimum turn-on anode switching dissipation and minimum jitter.



(b) LOAD LINE SUPERPOSED ON GATE TRIGGER CHARACTERISTIC

Construction of a "load line" is a convenient means of placing the maximum operating point of the trigger circuit-SCR gate combination into the preferred triggering area. Figure 4.14(a) illustrates a basic trigger circuit of source voltage es and internal resistance Rs driving an SCR gate. Figure 4.14(b) shows the placement of the maximum operating point well into the "preferred trigger" area close to the rated dissipation curve. The load line is constructed by connecting a straight line between the trigger circuit open circuit voltage Eoc. entered on the ordinate, and the trigger circuit short circuit current

 $I_{sc} = \frac{E_{oc}}{R_S}$ entered on the abscissa.

FIGURE 4.14 GATE CIRCUIT AND CONSTRUCTION OF LOAD LINE

If the trigger circuit source voltage is a function of time \mathbf{e}_{s} (t), the load line sweeps across the graph, starting as a point at the origin and reaching its maximum position, the load line, at the peak trigger circuit output voltage.

The applicable gate power curve is selected on the basis of whether average or peak allowable gate power dissipation is limiting. For example, if a DC trigger is used, the average maximum allowable gate dissipation (0.5 watt for C35) must not be exceeded. If a trigger pulse is used the peak gate power curve is applicable (for the C35, the 5 watt peak power curve labeled D in Figure 4.13). For intermediate gate trigger waveforms the limiting allowable gate power dissipation curve is determined by the duty cycle of the trigger signal according to: peak gate drive power × pulse width × pulse repetition rate ≤ allowable average gate power.

Inverter type SCR's that require a stiff gate signal because of high di/dt and high frequency operation often have peak pulse gate power curves (Figure 4.15). These pulse curves take advantage of the transient thermal resistance of the gate in order to achieve higher power pulses. But again it must be remembered that the average gate power dissipation should not be exceeded.




FIGURE 4.15 GATE TRIGGER REQUIREMENTS FOR HIGH FREQUENCY

4.7 POSITIVE GATE VOLTAGE THAT WILL NOT TRIGGER SCR

Figure 4.13 also indicates the maximum gate voltage that will not trigger the SCR. For example, for the C35 (2N681) type, Figure 4.13 shows that at 125°C junction temperature this value is 0.25 volt. This limit is important when designing a trigger circuit which has a standby leakage current when no trigger signal is present. Examples of this are saturable reactors and directly coupled unijunction transistor trigger circuits. To prevent false triggering under these circumstances, a resistor should be connected across the output of the trigger circuit. Its value of resistance in ohms should not exceed the maximum gate voltage that will not trigger divided by the maximum trigger circuit standby current.

4.8 PULSE TRIGGERING

Thyristors are commonly specified in terms of the continuous DC gate voltage and current required to trigger. For trigger pulse widths down to 100 microseconds, the DC data apply. For shorter pulse widths, $V_{\rm GT}$ and $I_{\rm GT}$ increase.

between the incoming charge flow rate $(dq/dt=I_G)$ and the internal recombination rate. Under DC conditions and for a given recombination rate, the free charge is directly a function of gate current. When the free charge reaches a certain level, the device triggers. To get the required charge into the gate in a time that is short compared with the recombination time requires higher current (hence higher voltage) than for DC triggering.




FIGURE 4.16 EFFECT OF TRIGGER PULSE WIDTH (C-106 SCR)

Figure 4.16(a) shows the relationship between pulse width and peak current for a rectangular pulse to trigger the C-106 type SCR. Note that the current curves approach a constant-charge slope at the smaller pulse-widths. The point at which the pulse current curve departs from the DC current level is about 200 microseconds for this small thyristor. Other SCR types, with shorter recombination times, can be triggered with pulse current equal to the DC level down to about 20 microseconds.

It should not be inferred from Figure 4.16(a) that only rectangular pulses are acceptable. Any unidirectional waveshape which does not exceed gate current, voltage, and power ratings may be used if the total charge is adequate. Proper charge criteria may be determined by plotting, as in Figure 4.16(b), the integral of the actual current wave and the integral of the rectangular pulse current. If the two curves cross, the triggering charge is adequate.

Figure 4.17 shows the increase in gate drive required for triggering four types of SCR's with trigger signals of short pulse duration. In order for the SCR to trigger, the anode current must be allowed to build up rapidly enough so that the latching current of the SCR is reached before the pulse is terminated. (Latching current may be assumed to be three times the value of the holding current given on the specification sheet.) For highly inductive anode circuits one must use a maintained type of trigger signal which assures gate drive until latching current has been attained.




FIGURE 4.17 GATE DRIVE REQUIRED FOR SHORT TRIGGER PULSE DURATION

One situation encountered frequently is that which exists when a capacitor is discharged to provide a latching current pulse in a highly inductive circuit. This situation is depicted in Figure 4.18 of on-state current.

ON-STATE CURRENT

FIGURE 4.18 CURRENT WAVEFORM FOR CAPACITIVE AND INDUCTIVE LOAD

The latching pulse from the capacitor discharge is followed by a slowly rising anode current determined primarily by inductance in the circuit. Very often, confusion exists regarding holding current and latching current in such cases. If the gate trigger pulse ends before the end of the initial current pulse, the device must remain in the on-state at the valley point where the main circuit takes over.

If the device has a holding current higher than the valley current level provided, it will go out of conduction and the circuit will not latch. This is, however, a result of high device holding current rather than latching current. However, if the gate trigger signal lasts beyond the valley point before it is ended and the device still fails to latch, then it is a latching current problem rather than a holding current problem.

The DC gate trigger characteristics are measured on a 100% basis in production for all SCR's, but the pulse trigger characteristics are measured only on a sampling basis. For applications where the pulse trigger characteristics are critical, a special specification should be requested so that satisfactory pulse triggering will be assured.

4.9 ANODE TURN-ON INTERVAL CHARACTERISTICS

Figure 4.19 shows the turn-on, or switching, characteristics of a typical C10 type SCR. It is representative of other SCR types as well. Percent anode voltage is shown as a function of time, following application of the trigger signal at zero time, for switching from 500 volts and from 100 volts for two different circuit current levels.




FIGURE 4.19 TYPICAL TURN-ON CHARACTERISTICS OF C10 TYPE SCR

Delay time t_d is shown for the 500 volt/1 ampere switching characteristic. It is defined as the time between the 10% point of the leading edge of the gate current pulse and the 10% point of the anode voltage waveform. The delay time decreases as the amplitude of the

gate current pulse is increased, but approaches a minimum value of 0.2 to 0.5 µsec for gate current pulses of 500 ma or more.

Rise time t, is defined as the time required for the anode voltage to drop from 90% of its initial value to 10%, as indicated for the 500 volt/1 ampere curve in Figure 4.19. The rise of current as the voltage across the SCR falls is determined largely by the circuit. In a purely resistive circuit the current will rise in the same manner as the voltage falls; hence the term rise time. It is important that the instantaneous voltage-current product during the turn-on interval not exceed the dissipation capability of the SCR. For this reason, the rate of rise of anode current (di/dt) must be limited (see Chapter 3). Rise time, as well as delay time, tends to be reduced by a large gate drive within the allowable gate dissipation ratings of the SCR. Therefore, in order to minimize turn-on switching dissipation, the gate should be driven in the area of "preferred triggering" close to the allowable gate power dissipation curve shown in Figure 4.13. Amplifying gate SCR's do not require as stiff a gate source as conventional thyristors, and therefore, allow the designer greater latitude in selection of a gate drive circuit.

Total turn-on time is defined as $t_{\rm on}=t_{\rm d}+t_{\rm r}$. It is important to note that large turn-on switching dissipation can still occur after the termination of the turn-on time as defined above. Particularly, when switching from a high voltage into a large current, applicable switching ratings such as discussed in Chapter 3 should be consulted.

The jitter, or variation of switching time from one cycle to the next, is usually less than 2 m μ sec at constant temperature if the gate is driven at two to three times the minimum amplitude required for triggering.

4.10 SIMPLE RESISTOR AND RC TRIGGER CIRCUITS

It is sometimes required to find the simplest and most economical means for triggering an SCR when some performance compromise can be made, particularly with regard to repeatibility over a temperature range. The reader is referred to Reference 2 for a more detailed treatment of simple and low cost SCR trigger circuits,

Figure 4.20 shows a simple method of obtaining gate current for triggering the SCR from the main AC supply whenever the anode is positive with respect to the cathode. As soon as the SCR has triggered, the anode voltage drops to the conduction value and the gate current decreases to zero. Resistor R limits the peak gate current. The diode in the gate circuit is provided to prevent reverse voltage from being applied between cathode and gate during the reverse part of the cycle. If desired, the diode can be connected between gate and cathode rather than in series with R. Conduction is initiated by closing contact S_1 in Figure 4.20(a) or by opening contact S_2 in Figure 4.20(b). Interruption of load current occurs within one-half cycle after opening S_1 or closing S_2 due to line voltage reversal. For more complete static switching circuits, see Chapter 8.

Simple resistor-capacitor-diode combinations will trigger and control SCR's over the full 180 electrical degree range, giving very good




FIGURE 4.20 HALF-WAVE STATIC SWITCH

performance at commercial temperatures. Since in a scheme of this type a resistor will have to supply all of the gate drive required to turn on the SCR, these types of circuits operate most satisfactorily with SCR's having fairly good gate sensitivities. The less sensitive the gate, the lower the resistance must be, and the greater power rating.

A very simple variable resistance half-wave circuit is shown in Figure 4.21. It provides phase retard from essentially zero (SCR full "on") to 90 electrical degrees of the anode voltage wave (SCR half "on"). Diode CR1 blocks reverse gate voltage on the negative half cycle of anode supply voltage. It must be rated to block at least the peak value of the AC supply voltage. The retard angle cannot be




FIGURE 4.21 SIMPLE HALF-WAVE VARIABLE RESISTOR PHASE CONTROL (LIMITED RANGE OF CONTROL)

extended beyond the 90 degree point because the trigger circuit supply voltage and the trigger voltage producing the gate current to fire, $I_{\rm GF},$ are in phase. When $e_{\rm ac}=E_{\rm m},$ at the peak of the AC supply voltage, the SCR can still be triggered with the maximum value of resistance between anode and gate. Since the SCR will trigger and latch into conduction the first time $I_{\rm GT}$ is reached, its conduction cannot be delayed beyond 90 electrical degrees with this circuit.

The transfer function of this circuit has also been plotted in the same figure. It assumes that the potentiometer R has been chosen so that the SCR just does not fire at the maximum setting. The transfer function is very non-linear and repeatibility of setting is not possible either with different SCR's or with temperature due to $I_{\rm GT}$ variation.

Figure 4.22 shows an R-C-Diode circuit giving full half-cycle control (180 electrical degrees). On the positive half-cycle of SCR anode voltage the capacitor will charge to the trigger point of the SCR in a time determined by the RC time constant and the rising anode voltage. On the negative half-cycle, the top plate of the capacitor charges to the peak of the negative voltage cycle through diode CR2, thus resetting it for the next charging cycle.

Since triggering current must be supplied by the line voltage through the resistor, the capacitor must be selected such that its charging current is high compared with $I_{\rm GT}$, at the instant of the latest desired firing angle. Conversely, select the maximum value of R to produce $I_{\rm GT}$ at the latest desired firing angle, using the line voltage




FIGURE 4.22 SIMPLE HALF-WAVE RC-DIODE PHASE CONTROL (FULL 180° CONTROL RANGE) AND ITS ASSOCIATED TRANSFER FUNCTION

less IR drop in the load at that point, then select C to produce $V_{\rm GT}$ at that point in time. But similar to all simple RC triggering methods, non-linear output results as the transfer characteristic (Figure 4.22) shows. Again it should be reiterated that since the output depends so heavily on $I_{\rm GT}$, it will vary with temperature and different devices.

Figure 4.23 illustrates a slave circuit arrangement in which an independent half-wave circuit (SCR₂) is triggered on one half-cycle at a predetermined phase angle. On the following half-cycle the slave circuit will trigger SCR₁ at the same phase angle relative to that half-cycle. When SCR₂ does not trigger, capacitor C will charge and discharge to the same voltage at the same time constant. The voltage across C will not be sufficient to trigger SCR₁. As SCR₂ is triggered, capacitor C on discharging sees a time integral of line voltage that is different from the one on charging by the time integral of voltage appearing across the load. This action resets the capacitor to a voltage level related to the trigger delay angle of SCR₂. On the next half-cycle, when the anode of SCR₁ swings positive, it will trigger at the end of this delay angle.




FIGURE 4.23 THREE TERMINAL, FULL WAVE, RC-DIODE SLAVING CIRCUIT FOR FULL-WAVE PHASE CONTROL

4.11 TRIGGERING SCR WITH A NEGATIVE PULSE

Some applications may make it desirable to trigger an SCR with a negative pulse rather than with one of the conventional positive polarity. In low power level SCR circuits a diode connected in series with the SCR allows negative triggering conveniently and economically. Figure 4.24 shows this arrangement for a C103 type SCR.




FIGURE 4.24 NEGATIVE PULSE TRIGGERING

A complementary SCR, like the C13, is designed for negative voltage triggering. Therefore, this device should be used in low voltage applications (< 40 V) where negative voltage triggering is a must.

4.12 AC THYRATRON-TYPE PHASE SHIFT TRIGGER CIRCUITS

Figure 4.25 illustrates a full-wave phase controlled rectifier employing an R-C or R-L phase shift network to delay the gate signal with respect to the anode voltage on the SCR's. Many variations of this type of phase shift circuit have been worked out for thyratrons.




FIGURE 4.25 R-C OR R-L PHASE SHIFT NETWORK CONTROL OF SINGLE PHASE BRIDGE OUTPUT

When using SCR's (C8, C10, C11, C35, C36, and C50 series), the following criteria should be observed to provide the maximum range of phase shift and positive triggering over the particular SCR's temperature range without exceeding the gate voltage and current limitations:

A. The peak value of V_c should be greater than 25 volts.

B.
$$\frac{1}{2\pi fC}$$
 or $2\pi fL \le \frac{V_c}{2} - 9$

where C = capacitance in farads

L = inductance in henries

 V_c = peak end-to-end secondary voltage of control transformer

f = frequency of power system

C.
$$R_s = \frac{V_c - 20}{0.2}$$

where
$$R_s =$$
 series resistance in ohms D. $R_c \ge \frac{10}{2\pi fC}$ or $10~(2\pi fL)$

Because of the frequency dependence of this type of phase shift circuit the selection of adequate L or C components becomes easier at higher operating frequencies.

4.13 SATURABLE REACTOR TRIGGER CIRCUITS

Saturable reactors can provide a fairly steep wavefront of gate

current together with a convenient means of control from a low level DC or AC signal. This type of control is adaptable to feedback systems and provides the additional advantage of multiple, electrically-isolated inputs and outputs for more complex circuits.

4.13.1 Continuously Variable Control

A typical half-wave magnetic amplifier type trigger circuit is shown in Figure 4.26. The gate signal for triggering the SCR is obtained from winding 3-4 of transformer T_1 . When the core of T_2 is unsaturated, the winding 3-4 of T_2 presents a high impedance to the gate signal so that only a small voltage is developed across R_3 . When the core of T_2 saturates, the impedance of winding 3-4 of T_2 decreases by several orders of magnitude so that a large voltage appears at the gate of the SCR, causing it to trigger. Resistor R_2 limits the gate current to the rated value and resistor R_3 limits the gate voltage produced by the magnetizing current of winding 3-4 of T_2 so that the SCR will not trigger before the core of T_2 saturates. Diode CR_2 serves the dual purpose of preventing a reverse voltage on the gate of the SCR and preventing any reverse current through winding 3-4 which would produce an undesired reset of the core T_2 .




FIGURE 4.26 TYPICAL HALF-WAVE MAGNETIC TRIGGER CIRCUIT

Control signals can be applied to either input 1 or input 2 or both. Input 2 operates in the reset mode by controlling the reset voltage on winding 1-2 of T_2 during the negative half cycle. The setting of the potentiometer R_1 determines the amount of reset of the core during the negative half cycle, which in turn determines the phase angle of the SCR conduction during the positive half cycle. Other control circuits, such as a transistor amplifier stage, can be used in place of R_1 . Since power is furnished by winding 5-6 of T_1 , no auxiliary power supply is needed. Input 1 operates in the MMF (magnetomotive force) made by controlling the current through the winding 5-6 and the core flux level, which in turn determines the trigger angle. The current for input 1 must be obtained from an external power supply or from a current generating type of transducer.

Additional output windings can be added to T_2 for triggering several SCR's in parallel or in series. Also, additional control windings of the reset or MMF type can be added to T_2 . Full wave and multiple phase operation can be achieved by combining two or more half wave circuits.

4.13.2 On-Off Magnetic Trigger Circuits

Magnetic trigger circuits designed for phase control applications such as the one shown in Figure 4.26 require the use of saturable cores which are large enough to allow the output winding to sustain the gate voltage signal for a full half cycle without saturating. For simple on-off control applications, the magnetic trigger circuits shown in Figure 4.27 permit the use of smaller and less expensive cores since the output winding is not required to sustain the gate voltage signal for a full half cycle. In addition, these circuits have the advantage of not requiring the use of an auxiliary supply transformer.




FIGURE 4.27 HALF-WAVE ON-OFF MAGNETIC TRIGGER CIRCUITS

In Figure 4.27(a), one winding of saturable transformer T_1 is connected in shunt with the gate of SCR_1 . If T_1 is unsaturated, the current through R_1 , R_2 and CR_1 will flow into the gate of SCR_1 during the first part of the positive half cycle and cause SCR_1 to turn on. If T_1 is saturated, the current through R_1 , R_2 and CR_1 will be diverted from the gate by the low saturated impedance of the winding on T_1 . When T_1 is saturated it can be reset, and the SCR can be made to trigger by a positive voltage on the signal input. Capacitor C_1 provides filtering for the gate signal to prevent undesired triggering due to fast transients on the AC supply.

In Figure 4.27(b), one winding of saturable transformer T_2 is connected in series with capacitor C_2 and the gate of SCR_2 . If T_2 is unsaturated the current through R_3 and CR_2 will charge C_2 during the initial part of the positive half cycle. T_2 will saturate after a few degrees of the positive half cycle and permit a rapid discharge of C_2 into the gate of SC_2 , thus causing SCR_2 to trigger. If T_2 is initially saturated at the beginning of the positive half cycle, the winding of T_2 will divert the current from C_2 and prevent C_2 from being charged. Resistor

 R_4 prevents the voltage at the gate of SCR_2 produced by the current through R_3 from exceeding the maximum gate voltage that will not trigger the SCR. When T_2 is saturated, it can be reset and the SCR can be made to trigger by a positive voltage at the signal input.

The circuits of Figure 4.27 permit the SCR to perform the function of an AC contactor with an isolated DC control winding. Modifications of these circuits permit full wave operation with normally open, normally-closed or latching operation. The reader is referred to Chapter 8 for further discussion of static switching circuits.

4.14 SEMICONDUCTOR TRIGGER-PULSE GENERATORS

The simple resistor and capacitor triggering circuits described in Sections 4.12 and 4.13 depend heavily on the specific triggering characteristic of each SCR used. In addition, the power level in the control circuit is high because the entire triggering current must flow through the resistance. Furthermore, they do not readily lend themselves to automatic, self-programmed, or feedback control systems.

Pulse triggering, on the other hand, can accommodate wide tolerances in triggering characteristics by overdriving the gate. The power level in pulse control circuits may also be quite low since the required triggering energy ($I_{\rm GT}$ $V_{\rm GT}$ t) can be stored slowly, then discharged rapidly at the desired instant of triggering. The use of pulse triggering enables small, low power, signal-type components and transducers to control large, high-current thyristors, as shown in later chapters.

While there are a multitude of semiconductors and circuits which can produce adequate triggering pulses, this chapter will consider only those most adept at performing this function.

4.14.1 Basic Relaxation Oscillation Criteria

Most devices used to produce trigger pulses (such as: the unijunction transistor, diac trigger diode, the silicon unilateral and bilateral switches, programmable unijunction transistors, neon lamps, etc.) operate by discharging a capacitor into the thyristor gate. They function in a basic relaxation oscillator circuit by means of a negative resistance characteristic. Specifications for these devices usually include the voltage and current required to achieve negative resistance when approached from either the conducting or non-conducting states. (See also Section 4.1.)

To relate these specifications to the criteria for oscillation, consider the elementary relaxation oscillator circuit of Figure 4.28(a) using a trigger device with voltage to switch $V_{\rm S}$, current to switch $I_{\rm S}$, holding voltage $V_{\rm H}$, and holding current $I_{\rm H}$. The device characteristic curve is plotted in Figure 4.28(b), along with load lines representing R_1 and R_2 . If R_1 is increased to the maximum value which will sustain oscillations, we will find that its load line intersects the device curve at a point (1) where the negative resistance slope of the device curve is equal to the load line for R_2 . This point (1) is very close to $I_{\rm S}$ and $V_{\rm S}$, but not quite the same since the specification of these values is made at the point where the slope of the curve is vertical, representing zero dynamic resistance.

When the triggering point (1) is reached, the operating point transfers to point (2), discharging the capacitor with a peak pulse current, i_p , and producing a peak pulse voltage e_p , across the load resistor R_2 (which includes the thyristor gate impedance). The discharge of the capacitor follows the device curve from point (2) to point (3), where the negative resistance slope is once again tangential with the R_2 load line. The operation then transfers from point (3) to point (4), the capacitor re-charges through R_1 and the oscillation continues.

If R_1 is changed to the minimum value which will sustain oscillation, its new load line will intersect the device curve at point (3). Any smaller value will cause the device to remain conducting at some stable




FIGURE 4.28 BASIC RELAXATION OSCILLATOR CIRCUIT AND CHARACTERISTICS

operating point between (2) and (3). Increasing R_1 beyond the maximum oscillating value causes operation to cease at some point between (1) and the origin.

A very important factor not apparent in Figure 4.28, and often not specified for a device, is switching time, or rise time. A device which slowly switches from point (1) to point (2) will never get there since it is discharging the capacitor as it goes and will reach the device curve somewhere between points (2) and (3). This switching time can be a limiting factor if it is a significant fraction of the discharge time-constant, R_2C .

The magnitude of pulse voltage, e_p , and pulse current, i_p , appearing at the load, resistor R_2 in this circuit, is dependent upon the characteristic curve of the device and the relation between its switching

time and the discharge time-constant, $R_2C.$ For values of R_2C large $(>10\rm X)$ in comparison with the switching time of the device, the peak pulse voltage, e_p , is simply the difference between the switching voltage $V_{\rm S}$ and the conduction voltage drop $V_{\rm F}.$ The peak pulse current under this condition is found from the intersection of the R_2 load line and the characteristic curve.

When R_2C is smaller, approaching the switching time, both e_p and i_p are reduced by the effective device resistance during switching. As was shown in Section 4.8, reducing peak current, and extending the pulse time accordingly, decreases the probability of triggering a thyristor.

Since the effect of switching time is not readily apparent from the characteristic curve, devices intended for thyristor triggering generally specify the peak pulse voltage across R_2 (where the value of R_2 is chosen to represent typical gate impedance) when discharging a given size capacitor typical for its application.

The following table shows the correlation of the parameter terminologies used in various switching devices with the points on the general characteristic curve:

TABLE 4.1

Terminology	Un	ilateral Dev	ices	Bilateral Devices							
On Figure 4.28	TLU	SUS	PUT	SBS	ST4	Diac	Neon				
Vs	Vp*	Vs	V _p *	Vs	Vs	V _(BR)	Vf				
Is	l _p	Is	l _p *	Is	ls	I _(BR)					
VH	Vv	VH	Vv*	VH			Ve				
lH	lv*	l _H	lv*	lH							
e _p	V _{OB1}	Vo	еp	Vo	Vo	e _p					
İp							i_p				

^{*}Determined Externally by Circuit

4.14.2 Unijunction Transistor




FIGURE 4.29 GE 2N2646 UNIJUNCTION TRANSISTOR SYMBOL AND EMITTER INPUT CHARACTERISTICS

The UJT has three terminals which are called the emitter (E), base-one (B₁), and base-two (B₂). Between B₁ and B₂ the unijunction has the characteristics of an ordinary resistance. This resistance is the interbase resistance (R_{BB}) and at 25°C has values in the range from 4.7K to 9.1K.

The normal biasing conditions for a typical UJT are indicated in Figure 4.29. If the emitter voltage, $V_{\rm E}$, is less than the emitter peak point voltage, $V_{\rm P}$, the emitter will be reverse biased and only a small reverse leakage current, $I_{\rm EO}$, will flow. When $V_{\rm E}$ is equal to $V_{\rm P}$ and the emitter current, $I_{\rm E}$, is greater than the peak point current, $I_{\rm P}$, the UJT will turn on. In the on condition, the resistance between the emitter and base-one is very low and the emitter current will be limited primarily by the series resistance of the emitter to base-one external circuit.

The peak point voltage of the UJT varies in proportion to the interbase voltage, $V_{\rm BB}$, according to the equation:

$$V_{P} = \eta V_{BB} + V_{D} \tag{4.1}$$

The parameter n is called the intrinsic standoff ratio. The value of nlies between 0.51 and 0.82, and the voltage V_D, the equivalent emitter diode voltage, is in the order of .5 volt at 25°C, depending on the particular type of UJT. It is found that V_P decreases with temperature, the temperature coefficient being about -3mv/°C for the 2N2646-47 (-2mv/°C for 2N489 series). The variation of the peak point voltage with temperature may be ascribed to the change in V_D (also n for 2N2646-47 series). It is possible to compensate for this temperature change by making use of the positive temperature coefficient of R_{BB}. If a resistor $R_{\rm B2}$ is used in series with base-two as shown in Figure 4.30, the temperature variation of R_{BB} will cause V_{BB} to increase with temperature. If R_{B2} is chosen correctly, this increase in V_{BB} will compensate for the decrease in V_P in Equation 4.1. Over a temperature range of -40°C to 100°C, Equation 4.3(a) gives an approximate value of R_{B2} for the majority of 2N2646 and 2N2647 UJT's. Equation 4.3(b) gives R_{B2} for the 2N489 MIL series, 2N1671A and B, and the 2N2160.

$$R_{B2} \approx \frac{10000}{\eta V_1} \tag{4.3a}$$

$$R_{B2} \approx \frac{0.40R_{BB}}{\eta V_1} + \frac{(1-\eta)R_{B1}}{\eta}$$
 (4.3b)

For a more detailed discussion of the characteristics of the various types of UJT's the reader is referred to Reference 8. Quantitative data and techniques for temperature compensation on an individual and general basis in very high performance circuits over extreme temperature ranges are discussed in Reference 9.

4.14.2.1 Basic UJT Pulse Trigger Circuit




FIGURE 4.30 BASIC UNIJUNCTION TRANSISTOR RELAXATION OSCILLATOR-TRIGGER CIRCUIT WITH TYPICAL WAVEFORMS

The basic UJT trigger circuit used in applications with the SCR is the simple relaxation oscillator shown in Figure 4.30. In this circuit, the capacitor C_1 is charged through R_1 until the emitter voltage reaches V_P , at which time the UJT turns on and discharges C_1 through $R_{\rm B1}$. When the emitter voltage reaches a value of about 2 volts, the emitter ceases to conduct, the UJT turns off and the cycle is repeated. The period of oscillation, T, is fairly independent of the supply voltage and temperature, and is given by:

$$T = \frac{1}{f} \approx R_1 C_1 \ln \frac{1}{1 - \eta} = 2.3 R_1 C_1 \log_{10} \frac{1}{1 - \eta}$$
 (4.4)

For an approximate nominal value of intrinsic standoff ratio of

 $\eta = 0.63, T = R_1 C_1$

The design conditions of the UJT triggering circuit are very broad. In general, $R_{\rm B1}$ is limited to a value below 100 ohms although values up to 2 or 3K are possible in some applications. The resistor $R_{\rm 1}$ is limited to a value between 3K and 3 Meg. The lower limit on $R_{\rm 1}$ is set by the requirement that the load line formed by $R_{\rm 1}$ and $V_{\rm 1}$ intersect the emitter characteristic curve of Figure 4.29 to the left of the valley point, otherwise the UJT in Figure 4.30 will not turn off. The upper limit on $R_{\rm 1}$ is set by the requirement that the current flowing into the emitter at the peak point must be greater than $I_{\rm P}$ for the UJT to turn on. The recommended range of supply voltage $V_{\rm 1}$ is from 10 volts to 35 volts. This range is determined on the low end by the acceptable values of signal amplitude and at the high end by the allowable power dissipation of the UJT.

If the pulse output $(V_{\rm B1})$ of the circuit of Figure 4.30 is coupled directly, or through series resistors, to the gates of the SCR's, the value of $R_{\rm B1}$ should be low enough to prevent the DC voltage at the gate due to interbase current from exceeding the maximum voltage that will not trigger the SCR's (see Figure 4.13) $V_{\rm GT}$ (max) at the maximum junction temperature at which the SCR's are expected to operate. To meet this criterion, $R_{\rm B1}$ should be chosen in accordance with the follow-

ing inequality:

$$\frac{R_{B1} V_1}{R_{BB} (min) + R_{B1} + R_{B2}} < V_{GT(max)}$$
(4.5)

For the C35 (2N681) types at a maximum junction temperature of 125°C, $V_{\rm GT}$ (max) is 0.25 volt, hence for a supply voltage of 35 volts or less, $R_{\rm B1}$ should be 50 ohms or less. If the pulse output from the UJT triggering circuit is coupled to the gates of the SCR's by means of transformers or capacitors, these limitations do not apply.

4.14.2.2 Designing the Unijunction Transistor Trigger Circuit

The type 2N2646 and 2N2647 UJT's are specifically characterized for SCR trigger circuits and are factory tested to ensure reliable operation with all types of G-E SCR's over their respective temperature ranges. Their condensed specifications are given in Chapter 22.

The design of a suitable UJT trigger circuit can be achieved rapidly and easily by using the design curves given in Figures 4.31(a) and 4.31(b) for the 2N2646 and 2N2647, respectively. These curves give the minimum supply voltage V_1 required to guarantee triggering of various types of SCR's over the indicated temperature range as a function of the UJT emitter capacitor C_1 and the base-one coupling resistor $R_{\rm B1}$ or base-one coupling transformer. The value of resistor R_1 is not important for the purposes of the design provided that it is within the limits required for the UJT to oscillate. If $R_{\rm B2}$ is significantly greater than 100 ohms the minimum supply voltage which is required V_1 ′ should be calculated from the minimum supply voltage V_1 given by Figures 4.31(a) and 4.31(b) using the equation:

$$V_1' = \frac{(2200 + R_{B2}) V_1}{2300} \tag{4.6}$$

It is recommended in all cases that a resistance of 100 ohms or greater be used in series with either base-two or in series with the power supply to protect the UJT from possible thermal runaway. This is particularly important when operating at high ambient temperatures, at high supply voltages, or with large values of emitter capacitance.

As an example of the use of Figure 4.31 in the practical design

of an SCR trigger circuit, consider the following problem:


Example: A circuit is required to trigger a C11 type (2N1773 series) SCR at the lowest possible supply voltage with a 2N2646 UJT and pulse transformer coupling. The value of capacitance, chosen on the basis of operating frequency, is $0.1~\mu f$, and temperature compensation is desired. Assume $\eta=0.66$ for a nominal value.

Solution: From the chart in Figure 4.31(a) it can be seen that Curve I should be considered and that the supply voltage V_1 should not exceed $V_{1(max)}=35V$. On Curve I the minimum supply voltage for a value of $C_1=0.1~\mu f$ is about $V_1=12$ volts. The value for R_{B2} is determined from Equation 4.3(a) as


$$R_{B2} \approx \frac{10000}{(.66)(12)} = 1260 \approx 1000$$
 ohms (nearest standard

value). With this value of $R_{\rm B2}$ the supply voltage must be increased to a value $V_{\rm 1}'$ in accordance with Equation 4.6

from which $V_{1^{'}}=\frac{2300}{(2200+1000)}$ (12) \approx 17 volts. Thus, a suitable design for this example would be $C_{1}=$ 0.1 $\mu f,$ $R_{B2}=$ 1 K ohms, and $V_{1^{'}}=$ 17 volts.



(ASSURES MINIMUM TRIGGER REQUIREMENTS FOR IA RISE < IOA/ #SEC)



(Assures minimum trigger requirement for $I_{\mbox{\scriptsize A}}$ rise < 10 A/ μ sec)

FIGURE 4.31 UJT TRIGGER CIRCUIT DESIGN CURVES

If, in the case of the 2N2646 and 2N2647 UJT's, $R_{\rm B2}$, as determined from Equation 4.3(a) causes V_1' (from Equation 4.6) to be larger than can be attained practically or economically, the use of the 2N489 series, the 2N1671A or the 2N1671B is suggested. [Equation 4.3(b) yields a lower value of $R_{\rm B2}$] alternatively, if extreme temperature compensation is not required, or if the temperature range to which the 2N2646/47 UJT's are subjected is not great, a value of $R_{\rm B2} \geqq 100$ ohms may be used.


It is not recommended that a UJT be used to trigger an SCR larger than a C45 type. A PUT trigger circuit (Section 4.14.3) can be used or else a pulse amplifier must boost the UJT output into the gate.

4.14.3 Programmable Unijunction Transistor (PUT)

The PUT trigger device is a small thyristor with an anode gate as shown in Figure 4.32. If the gate is maintained at a constant potential, the device will remain in its off state until the anode voltage exceeds the gate voltage by one diode forward voltage drop. At this voltage the peak point is achieved and the device turns on. In the relaxation oscillator shown in the same figure, the gate voltage of the PUT is maintained from the supply voltage by the resistor divider, R_1 and R_2 . This voltage determines the peak point voltage, V_p . The peak point current, I_p and the valley point current, I_v , both depend upon the equivalent impedance on the gate, $R_1\,R_2/(R_1\,+\,R_2)$, and the source voltage, E_S . R_T and C_T controls the frequency along with R_1 and R_2 since the period of oscillation is approximately:

$$t \approx R_T C_T \ln \left(\frac{E_s}{E_s - V_p} \right)$$
 (4.7)

$$t \approx R_T C_T \ln \left(1 + \frac{R_2}{R_1} \right) \tag{4.8}$$



The primary difference between the two available PUT's (2N6027 and 2N6028) is in the peak point current. The 2N6028 is specifically characterized for long interval timers and other applications requiring low leakage and low peak point current. The 2N6027 has been char-

acterized for general use where the low peak point current of the 2N6028 is not essential. Applications of the 2N6027 include timers, high gain phase control circuits and relaxation oscillators. The other important asset of the PUT, which makes them particularly suitable for triggering high current SCR's is its high peak pulse current output. Due to the PNPN nature of this device (as opposed to conductivity modulation), the forward conductance is high and the rise time is fast. The dynamic resistance of the PUT in the saturation region is approximately 3 ohms. Rate of rise of Vo is typically 10 nsec (a maximum of 80 nsec is specified). Healthy output pulses are available from capacitors as low as .01 µfd. References 14 and 15 have more details on device operation and trigger circuit design using this particular device.

4.14.3.1 Designing the PUT Relaxation Oscillator and Timer Circuits

A systematic approach to the design of a PUT oscillator circuit appears complex precisely because it is such a versatile device. A further complication arises because so much performance variation can be programmed into the circuit by the voltage divider R₁ and R₂.

Consider the following key guide posts:

1. Peak Point Control, $I_p - I_p$ need only be considered in the case of a very long interval timer. Both R_T and C_T are large,

the latter having low equivalent parallel resistance.

2. Valley Current, I, - this is a key parameter in free running relaxation oscillators operating from a DC supply. Most trigger circuits derive their supply voltage from the "off-state" SCR. When the PUT triggers this SCR, its supply voltage collapses and it commutates off.

3. Offset Voltage, V_T - the minimum value of R₁ is determined by V_T and so V_T only plays a role in long interval timers.

Design Problem: A free running relaxation oscillator is wanted, which is capable of triggering a C20 flasher from a 12 V supply. The operating frequency must be adjustable from 5 to 50 pulses per minute.

Solution: Refer to Figure 4.32 for the basic circuit. No problem is anticipated with I_n since the frequencies are relatively high, but I_v may be troublesome.

The selection of C_T is crucial since too small a value will not fire the SCR and too large a value leads straight to I, problems.

One may determine the value of V_p and C_T to trigger the C20

from Figure 4.17.

The time integral of current pulse to be used and the time integral of the trigger current pulses required by Figure 4.33 are plotted on the same graph. These curves represent the charge to be delivered to the gate and the charge required to trigger as a function of time. If the charge delivered exceeds the charge required, at any time, the device turns on. This technique is demonstrated in this figure for the C20 SCR and a decaying exponent current pulse with a peak of 80 ma and an R-C constant of 8 useconds. Since the two curves intersect at 3.6 useconds after the start of the pulse, the device will turn on. If no intersection had occurred, then either the peak current or the capacitor value could have been increased.




FIGURE 4.33 CHARGE TO TRIGGER AN EXPONENTIAL PULSE

The above technique provides a useful indication of SCR pulse triggering requirements. However, it is important that a reasonable safety factor be incorporated in the trigger circuit design, since there are sizable variations in this characteristic.

Let $R_s=39$ ohms. Then since R_s $C_T=8$ $\mu seconds,$ $C_T\approx 0.2$ $\mu f.$ The peak triggering current of 80 ma determines $V_p,$ namely:

$$V_p = I_p \cdot R_s + 1 V$$

= (80 ma) (39 Ω) + 1 V = 4.1

where 1 V is the approximate PUT on-state voltage. The computed value of η is:

$$\eta = \frac{V_p}{E_{..}} = \frac{4.1}{12} \approx 1/3$$

The timing pot R_T can be found from Formula 4.7.

$$\begin{split} R_{T(max)} &= \frac{1}{C_{T} \ln \left(\frac{1}{12 - 4.1}\right) f_{min}} = 2.5 \text{ Meg} \\ R_{T(min)} &= \frac{1}{C_{T} \ln \left(\frac{12}{12 - 4.1}\right) f_{max}} = 250 \text{ K} \end{split}$$

The maximum anode current occurs at the maximum frequency when R is a minimum:

$$I_{v(max)} \approx \frac{E_s}{R_{T(min)}} \approx \frac{12}{250} \ \text{ma} \approx 48 \ \mu\text{a}$$

 $I_{v\,(min)}$ of the 2N6027 is 70 μa for $I_G = IMA$ which should allow adequate safety margins. Therefore, to find R_1 , and R_2 , the following equations must be solved:




FIGURE 4.34 EFFECT OF $R_2/(R_1+R_2)$ ON OSCILLATOR FREQUENCY

for
$$\eta = 1/3$$
, I $_{G} = 2/3 \frac{E_{S}}{R_{G}}$; $\therefore R_{G} = 8K$

$$\frac{\mathrm{R_2}}{\mathrm{R_1} + \mathrm{R_2}} = \frac{\mathrm{V_p}}{\mathrm{E_s}} = \eta$$

The solutions for R_1 and R_2 are:

$$R_1 = \frac{R_G}{\eta}$$
 $R_2 = \frac{R_G}{1 - \eta}$ (4.9)

Since $\eta = 1/3$, then $R_1 = 24$ K and $R_2 = 12$ K.

If other frequency ranges had been desired, either different capacitors could have been switched in for C_T or else R₂ could have been varied to achieve the same result.

Figure 4.34 shows the effect of the voltage divider ratio $R_0/(R_1 + R_0)$ on the period of oscillation.

4.14.4 Silicon Unilateral Switch (SUS)¹²

Switching Voltage Vs

The SUS, such as the type 2N4987, is essentially a miniature SCR having an anode gate (instead of the usual cathode gate) and a built-in low-voltage avalanche diode between the gate and cathode. The symbol for the SUS and its equivalent circuit are shown in Figure 4.35. Its anode-to-cathode electrical characteristic is shown in Figure 4.36 for no external connection to the gate terminal.

The SUS is usually used in the basic relaxation oscillator circuit shown in Figure 4.28(a) and its characteristics follow the same criteria for oscillation. The type 2N4987 has the following specifications:

o materials , offerso, 18	0 00 10 1010
Switching Current, Is	. 0.5 ma, maximum
Holding Voltage, V _H	Not specified ($\approx 0.7 \text{ V}$ at 25°C)
Holding Current, IH	1.5 ma, maximum
Forward Voltage,	
37 / · T 355 \	1 F 1

6 to 10 volts

 V_F (at $I_F = 175$ ma) 1.5 volts Reverse Voltage Rating, VR. 30 volts

Peak Pulse Voltage, Vo. 3.5 volts minimum

The Peak Pulse Voltage, Vo, specification is very important for thyristor triggering applications since it is the only realistic figure-ofmerit that indicates the ability of the triggering device to transfer charge from the capacitor to the thyristor gate. This voltage is measured with the SUS operating in the circuit of Figure 4.28(a), where $V_1 = 15$ volts, $R_1 = 10$ K ohms, $C = 0.1 \mu f$, and $R_2 = 20$ ohms. The peak pulse voltage is measured across resistor R2. The magnitude of the pulse voltage depends both upon the difference between V_s and V_F and upon switching time, as explained in Section 4.14.1. The component values used in the pulse test are adequate for triggering most thyristors.


The major difference in function between the SUS and the UIT is that the SUS switches at a fixed voltage, determined by its internal avalanche diode, rather than a fraction (η) of another voltage. It should also be noted that Is is much higher in the SUS than in the UJT, and is also very close to $I_{\rm H}$. These factors restrict the upper and lower limits of frequency or time-delay which are practical with the SUS.

For synchronization, lock-out, or forced switching, bias or pulse signals may be applied to the gate terminal of the SUS. For these purposes, treat the SUS as an N-gate SCR.

4.14.5 Silicon Bilateral Switch (SBS)12

The SBS, such as the type 2N4991, is essentially two identical SUS structures arranged in inverse-parallel, as shown in Figures 4.37 and 4.38. Since its operates as a switch with both polarities of applied voltage, it is particularly useful for triggering the bidirectional triode thyristors (triacs) with alternate positive and negative gate pulses. This operation is obtained by using an alternating voltage supply for V_1 of Figure 4.28, rather than the DC supply shown.

Specifications for the SBS type 2N4991 are identical to those of the SUS type 2N4987 with the exception of reverse voltage rating, which is not applicable to the SBS.



4.14.6 Bilateral Trigger Diode (Diac)

The diac, such as the type ST2 is essentially a transistor structure, Figure 4.39, which exhibits a negative resistance characteristic above a given switching current $I_{\rm (BR)}.$ The characteristic curve of Figure 4.40 shows that this negative resistance region extends over the full operating range of currents above $I_{\rm (BR)}$ hence the concept of a holding current $I_{\rm H}$ does not apply.

The diac is used in the simple relaxation oscillator circuit of Figure 4.28, and the criteria for oscillation are the same. For alternating pulse output, the supply voltage for the oscillator circuit, V_1 , may be an alternating voltage.



FIGURE 4.39 SYMBOL OF BILATERAL TRIGGER DIODE (DIAC)




FIGURE 4.40 DIAC CHARACTERISTIC CURVE

The type ST2 diac has the following specifications:

$V_{(BR)}$						*					28 to 36 volts
$I_{(BR)}$											200 µamp (maximum)
e _p											3 volts (minimum)

The peak pulse voltage, e_p , is measured under the same conditions used with the SUS and SBS, namely: $R_2=20$ ohms; C=0.1 microfarad. Since the ST2 is primarily used to trigger triacs, this minimum value of e_p has been established to ensure proper triggering of all G-E triacs, assuming, of course, the proper conditions of supply voltage and load impedance in the power circuit of the triac.

4.14.7 Asymmetrical AC Trigger Switch (ST4)

The ST4 is an integrated triac trigger circuit that provides wide range, hysteresis-free, phase control of voltage. This performance is possible with a minimum number of circuit components and at very low cost (see Chapter 7 for circuit details).

The equivalent circuit of Figure 4.41 reveals that the ST4 behaves like a zener diode in series with an SBS. The zener diode provides the asymmetry since now switching voltage $V_{\rm S1}$ has been increased by the avalanche voltage of the zener.



FIGURE 4.41 SYMBOL OF ASYMMETRICAL AC TRIGGER SWITCH (ST4)
AND EQUIVALENT CIRCUIT




FIGURE 4.42 ST4 CHARACTERISTIC CURVE

The ST4 has the following specifications:

Switching Voltage: V_{S1} 14-18 volts

V_{S2} 7-9 volts

Switching Current: I_{S1} , I_{S2} 80 μa (25°C)

 $I_{S1}, I_{S2} = 160 \,\mu a \,(-55 \,^{\circ}C)$

On-State Voltages: V_{F1} 7-10 volts

1.6 volts (max)

Peak Pulse Voltage, V₀ 3.5 volts minimum

4.14.8 Other Trigger Devices

Several other unilateral and bilateral switching devices exist, having characteristics similar to those discussed above. In general, all operate as relaxation oscillators and are subject to the same criteria for oscillation. If the peak pulse voltage (or current) output is not specified, then the maximum switching time must be known. Otherwise, the trigger circuit must be over-designed by a factor depending upon the uncertainty of the unknowns.

Where a large demand exists for the same type triggering source, specialized integrated circuits could be and have been designed to meet the need. Various monolithic integrated triggering circuits are available that feature "zero-voltage" switching to minimize RFI. Operation and use are covered in Chapter 11. Similarly, linear IC's are available for phase control circuits (see Chapter 9).

Another method of triggering that is coming into its own employs light sensitive or light activated devices. This method offers speed along with incomparable electrical isolation. The reader is referred to Chapter 14 and Reference 16 for additional information.

4.14.9 Summary of Semiconductor Trigger Devices

The table below summarizes the electrical characteristics of the widely used triggering devices.

	CLASS	E-1 CHARACTERISTICS	BASIC CIRCUIT	MAJOR TYPES	PEAK POINT VOLTAGE	PEAK POINT CURRENT	I _V (min) VALLEY CURRENT	TON TURN ON TIME	SPECIFICATION NUMBER
ctional	UJT Unijunction Transistor	I. I.	6+ B2 B1	TO-5 TO-18 2N489A 2N2417A 2N489B 2N2417B 2N1671A 5G515 2N1671B 5G516 2N1671C 2N2645 2N2647	Fixed Fraction of Interbase Voltage	12 µa 6 µa 25 µa 6 µa 2 µa 5 µa 2 µa	8 ma 8 ma 8 ma 8 ma 8 ma 4 ma 8 ma	1-2 μsec Τγρ	60.10 60.10 60.50 60.50 60.50 60.62 60.62
Unidirectional	PUT Programable Unijunction Transistor	I _Y V _p I _p	PES R1	2N6027 2N6028	$\frac{R_2E_3}{R_1+R_2}$	As low as 2 µa As low as .15 µa (A function of R ₁ , R ₂)	70 μa 25 μa (A function of R ₁ , R ₂)	80 nsec Max	60.20
	SUS Silicon Unilateral Switch	I'A - Abib		TQ-18 TQ-98 2N4983 2N4987 2N4984 2N4988 2N4985 2N4989 2N4986 2N4990	6-10 v 7.5-9 v 7.5-8.2 v 7-9 v	500 μa 150 μa 300 μa 200 μa	1.5 ma .5 ma 1.0 ma .75 ma	1.0 µsec Max	65.25, 65.28 65.27, 65.28 65.27, 65.28 65.25, 65.28
	SCS Silicon Control Switch	Ty vala	PES PI	3N84	R ₂ E _s R ₁ +R ₂ (40v max)	A function of R ₁ and R ₂	10 ma Max (A function of R ₁ and R ₂)	1.5 µзяс Мах	85.18
tional	SBS Silicon Bilateral Switch	IV VpIp		TO-18 TO-98 2N4993 2N4991 2N4992	6-10 v 7.5-9 v	500 μa 120 μa	1.5 ma .5 ma	1.0 µsec Max	65.30, 65.31 65.32
Bidirectional	DIAC	I E		ST2	28 v-36 v	200 µв	Very high	1 µзвс Тур	175.30
	Assymetrical AC Trigger Switch (ST4)			\$14	14-18V 7-9 V	80 M8 80 M8	wada i Luga emus e d adt	1 µ sec	175.32

Common terminology used for comparison purposes. For actual terminology, see device specification

TABLE 4.2

4.15 NEON GLOW LAMPS AS TRIGGER DEVICES

The low price of neon glow lamps has led many to consider their use for triggering thyristors. The characteristics of the glow lamp are quite similar, but for magnitude, to those of the diac. The switching voltage is generally on the order of 90 volts and the switching current is extremely small (below 1 μ a). However, the switching time is large in comparison with semiconductor devices, and the peak pulse voltage is usually not specified.

The G-E type 5AH is an isotope-stabilized neon glow lamp now being used in many low-cost SCR control circuits. The 5AH lamp has the following specifications:

Vs										. 60 to 100 volts
Is .										. Not specified
$V_{\mathbf{F}}$										Approx. 60 volts at 5 ma
										Not specified
										. Not specified
ip .						*				. 25 ma (minimum)

The peak pulse current, $i_{\rm p}$, is measured in a 20 ohm resistor when discharging a 0.1 μf capacitor. The minimum peak pulse voltage is, therefore, 0.5 volts under this condition. The specification also includes an indication of the operating life of the lamp: 5000 hours operation, on the average, at 5 ma DC results in a 5 volt change in $V_{\rm B}$ or $V_{\rm F}$. This has not been correlated to hours operation in a relaxation oscillator at 120 Hz.

Glow lamps are useful for thyristor triggering under the following conditions:

- (a) Thyristor I_{GT} on the order of 10 ma or less
- (b) Wide tolerance in V_S is acceptable
- (c) Minimum pulse voltage measured in sample lot several times minimum required to trigger the thyristor
- (d) Change in V_8 and pulse output with operating time is acceptable
- (e) Cost of primary importance
- (f) 5% loss in RMS voltage at full power tolerable

4.15.1 Neon Lamp Trigger Circuits

Neon lamp SCR phase-controlled trigger circuits have the promise of combining the low cost of the RC diode circuit with improved performance. In addition, the possibility exists in such a relatively simple yet high impedance circuit to exercise control over the charging rate of the trigger capacitor with suitable devices responsive to light, heat, pressure, etc.

Figure 4.43 shows a half wave AC phase-controlled circuit using a 5AH as the trigger for a two terminal system. The 5AH will trigger when the voltage across the two 0.1 MFD capacitors reaches the breakdown voltage of the lamp. Control can be obtained full off to 95% of the half wave RMS output voltage. Full power can be obtained with the addition of the switch across the SCR.




FIGURE 4.43 HALF WAVE/TWO TERMINAL

Figure 4.44 is a transformer coupled full-wave AC phase-controlled circuit using a 5AH as the trigger for a two terminal system. The 5AH will perform the same as in the half-wave circuit but the pulse transformer will allow the SCR's to alternate in firing. The resistor R and the pulse transformer should be chosen to give proper shape of the pulse to the gate of the SCR. Some loss of load voltage will occur but will amount to only about 5% in terms of total RMS output voltage.




FIGURE 4.44 FULL WAVE TRANSFORMER COUPLED/TWO TERMINAL

4.16 PULSE TRANSFORMERS

Pulse transformers are often used to couple a trigger-pulse generator to a thyristor in order to obtain electrical isolation between the two circuits. There are many vendors of pulse transformers suitable for this purpose. Although several specific model numbers are shown on circuit diagrams in this manual, it is not our purpose nor intent to serve as a testing or approval function.

The transformers usually used for thyristor control are either 1:1, two-winding, or 1:1:1 three-winding types. As shown in Figure 4.45, the transformer may be connected directly between gate and cathode, or may have a series resistor R to either reduce the SCR holding current or to balance gate currents in a three-winding transformer connected to two SCR's, or may have a series diode D to prevent reverse gate current in the case of ringing or reversal of the pulse transformer output voltage. The diode also reduces holding current of the SCR. In some cases where high noise levels are present, it may be necessary to load the secondary of the transformer with a resistor to prevent false triggering.




FIGURE 4.45 BASIC PULSE TRANSFORMER COUPLING

Figure 4.46 shows several ways of using a transformer to drive an inverse-parallel pair of SCR's. Full isolation is provided by the three-

winding transformer in Figure 4.46(a). Where such isolation is not required, a two-winding transformer may be used either in a series mode, Figure 4.46(b), or a parallel mode, Figure 4.46(c). In any case, the pulse generator must supply enough energy to trigger both SCR's, and the pulse transformer (plus any additional balancing resistors) must supply sufficient gate current to both SCR's under worst-case conditions of unbalanced gate impedances.




FIGURE 4.46 PULSE TRANSFORMER CONNECTIONS FOR TWO SCR'S

The prime requirement of a trigger pulse transformer is one of efficiency. The simplest test is to use the desired trigger pulse generator to drive a 20 ohm resistor alone and then drive the same resistor through the pulse transformer. If the pulse waveforms across the resistor are the same under both conditions, the transformer is perfect. Some loss is to be expected, however, and must be compensated by increased drive from the generator.

Some of the transformer design factors to be considered are:

(a) Primary magnetizing inductance should be high enough so that magnetizing current is low, in comparison with pulse current, during the pulse time.

(b) Since most pulse generators are unilateral, core saturation

must be avoided.

(c) Coupling between primary and secondary should be tight, for single-SCR control, or may have specified leakage reactance to assist in balancing currents for multiple-SCR control.

(d) Insulation between windings must be adequate for the appli-

cation, including transients.

(e) Interwinding capacitance is usually insignificant but may be a path for undesirable stray signals at high frequencies.

4.17 SYNCHRONIZATION METHODS

In the basic trigger circuit of Figure 4.47, the UJT can be triggered at any intermediate part of the cycle by reducing either the interbase voltage alone or the supply voltage, $V_{\rm 1}.$ This results in an equivalent decrease in $V_{\rm P}$ in accordance with Equation 4.1 (or 4.3) and causes the UJT to trigger if $V_{\rm P}$ drops below the instantaneous value of $V_{\rm E}.$ Thus, the base-two terminal or the main supply voltage can be used to synchronize the basic trigger circuit. Figure 4.47 illustrates the use of a negative synchronizing pulse at base-two.




FIGURE 4.47 PULSE SYNCHRONIZATION OF UJT RELAXATION OSCILLATOR

Two methods of achieving synchronization with the AC line are illustrated in Figure 4.48. A full wave rectified signal obtained from a rectifier bridge or a similar source is used to supply both power and a synchronizing signal to the trigger circuit. Zener diode CR_1 is used to clip and regulate the peaks of the AC as indicated in Figures 4.48(a) and (b).




FIGURE 4.48 CIRCUITS FOR SYNCHRONIZATION TO AC LINE

At the end of each half-cycle the voltage at base-two of Q_1 will drop to zero, causing Q_1 to trigger. The capacitors C_1 are thus discharged at the beginning of each half cycle and the trigger circuits are thus synchronized with the line. In Figure 4.48(a) a pulse is produced at the output at the end of each half cycle which can cause the SCR to trigger and produce a small current in the load. If this is undesirable, a second UJT can be used for discharging the capacitor

at the end of the half cycle as illustrated in Figure 4.48(b). Diode CR_1 and capacitor C_2 are used to supply a constant DC voltage to Q_2 . The voltage across Q_1 will drop to zero each half-cycle causing C_1 to be discharged through Q_1 rather than through the load R_{B1} . The UJT's should be chosen so that Q_1 has a higher standoff ratio than Q_2 .

Synchronization of a PUT circuit is exactly analogous to the UJT


since their operation is so similar.

4.18 TRIGGER CIRCUITS FOR INVERTERS

Inverter circuits usually require trigger pulses delivered alternately to two SCR's. There are many ways and types of circuits to perform this function, several of which are mentioned below.

4.18.1 Transistorized Flip-Flops

The transistor flip-flop⁸ is a very fundamental and useful circuit for driving SCR or triac gates. The transistor may drive the gates directly, as described in Section 8.9.2, through a transformer or through a pulse shaper as shown in Section 4.19. The transformer must be designed to avoid saturation at the lowest operating frequency and highest supply voltage. The flip-flop may be driven by a UJT or a PUT relaxation oscillator for precise timing or may be connected as a free-running multivibrator.







FIGURE 4.49 FLIP-FLOP TRIGGER CIRCUITS FOR TWO INVERTER SCR'S

Figure 4.49 shows two approaches which provides alternate output pulses such as required by many inverter circuits. Alternate output pulses are obtained by cross coupling two relaxation oscillator circuits by capacitor C₁. Frequency is trimmed by potentiometer R₁ and symmetry is trimmed by R₂. Both circuits offer the same rise times and have an upper frequency limit of 20 kHz but the circuit with the PUT does possess greater versatility and higher output voltages. The oscillation frequency of the latter can be varied either by changing the capacitors or by varying the gate bias on the PUT.

4.18.2 PUT Flip-Flop Trigger Circuit

This flip-flop circuit consists of two relaxation oscillator circuits coupled together as shown in Figure 4.50. When one of the two trigger devices is in the "on state," the other is always in the "off state." Turning on one device will instantaneously produce a negative voltage on the other due to the presence of capacitor C_T . This will shift it to the "off state." The frequency is adjusted by R_1 and the symmetry is trimmed by R_2 . Outputs V_1 and V_2 may be coupled to additional stages of amplification before coupling to the gate.



4.19 PULSE AMPLIFICATION AND SHAPING

Consideration of SCR trigger requirements may reveal that the output of a pulse generator is not of sufficient amplitude and/or its output rise time is too slow. With little additional expense, the output can be bolstered to meet the stringent gate requirements of SCR's working at high frequencies and high di/dt.

Figure 4.51 shows several gate amplifier circuits. Circuit (a) utilizes a transistor amplifier which is saturated during the duration of the relaxation oscillator pulse. This allows C₁ to discharge into the SCR.

The availability of SCR's with highly sensitive gates permits use of these devices to trigger higher rated SCR's as shown in Figure 4.51(b). Here, for example, a C5B as SCR₁ requires less than 200 microamperes of gate signal to trigger. Current then flows through R₂, SCR₁, and into the gate of SCR₂. When the current reaches the triggering requirements of SCR₂, this device turns on and shunts the main power away from SCR₁. In addition to providing a means of triggering high current SCR's by low level signals from high impedance sources, this type of triggering yields positive triggering from pulsed gate signals even with highly inductive loads due to the much lower latching current requirements of the C5 in comparison with the higher rated

SCR's. With SCR₁ latched into conduction, the gate of SCR₂ is driven by a trigger signal which is maintained until SCR₂ is forced into conduction. R₂ limits the current through SCR₁ to a value within its rating. SCR₁ must meet the same voltage requirements as SCR₂. However, its current duty is generally of a pulsed nature, and hence negligible. Several types of SCR's such as the C398 and C158 have amplifying gates, in which the predriver SCR's are internal to the device as shown in Figure 4.51(c).





FIGURE 4.51 TRIGGER PULSE AMPLIFIER CIRCUITS

Predrivers are particularly useful when the trigger voltage must be maintained for the entire conduction period. Under these conditions, the power dissipation in the gate of the power device may be excessive. Figure 4.52 provides a technique of maintaining trigger drive during the conduction period in the form of a pulse train and thus reducing the average gate dissipation. The transistor multivibrator, provides alternate driving voltages to the two unijunction transistor oscillators. The outputs of these oscillators provide the alternating pulse train sequence as required for inverter circuits.



For some high current switching applications, it is desirable to trigger with a fast rise-time pulse. A slow rising pulse may be sharpened by use of the circuit in Figure 4.53. When a pulse appears at the input of this circuit, the diode D_1 will conduct, charging the capacitor. The forward drop across the diode will assure a positive gate to anode voltage on the PUT and will prevent it from switching. When the capacitor charges to the peak voltage of the pulse, the diode will become reverse biased and the PUT will switch on. The consequent pulse delivered to the SCR will have a rise time of 50 to 100 nanoseconds determined by the PUT turn-on characteristics.




FIGURE 4.53 PULSE SHARPENER USING A PUT

It has been noted that for fast rising current loads, an SCR may require a fast rising high level rectangular pulse to assure triggering. Rectangular pulses can be shaped by the use of reactive pulse forming networks or by blocking oscillators. However, these circuits are relatively costly and large. Figure 4.54 shows a circuit which will generate rectangular pulses of 10 µseconds pulse width at repetition rates up to 20 kHz and does not require any inductive elements. With a 20 volt amplitude and 20 ohm source impedance, this circuit should adequately trigger most SCR's even under the most stringent di/dt conditions. The UJT operates as a conventional relaxation oscillator whose frequency may be controlled by any of the techniques that were previously mentioned. The UJT output pulses drive a four transistor amplifier circuit which improves the rise time and extends the pulse width to approximately 10 µseconds.




FIGURE 4.54 HIGH di/dt TRIGGER CIRCUIT

Depending on the nature of the control input signal other types of SCR's can be considered for triggering larger SCR's. The LASCR (Chapter 14) can be used where direct triggering by light is required. Also, the LASCR in conjunction with a suitable light source provides a simple way in which to obtain electrical isolation in SCR control circuitry.

REFERENCES

1. "Using Low Current SCR's," D. R. Grafham, General Electric Company, Auburn, New York, Application Note 200.19.

2. "Semiconductor Controlled Rectifiers," F. E. Gentry et al., Prentice Hall, Englewood Cliffs, New Jersey, 1964, Chapter 5.

 "An All Solid-State Phase Controlled Rectifier System," F. W. Gutzwiller, AIEE Paper CP 59-217, American Institute of Electrical Engineers, New York, N. Y., 1959.

"The Unijunction Transistor: Characteristics and Applications,"
 T. P. Sylvan, General Electric Company, Syracuse, N. Y., Applica-

tion Note 90.10.

Glow Lamp Manual and Miniature Lamp Bulletin 3-3474, General Electric Company, Nela Park, Cleveland, Ohio, 1963.

"Silicon Controlled Switches," R. A. Stasior, General Electric Company, Syracuse, N. Y., Application Note 90.16.

7. "Transistors and Active Elements," J. C. Linville and J. F. Gibbons, McGraw-Hill Co., New York, 1961.

- 8. Transistor Manual, 7th Edition, "Unijunction Transistor Circuits," General Electric Company, Syracuse, N. Y., 1964, Publication 450.37.*
- 9. "Unijunction Temperature Compensation," D. V. Jones, General Electric Company, Syracuse, N. Y., Application Note 90.12.

 "Electronic Circuit Theory," H. J. Zimmerman and S. J. Mason, John Wiley and Sons, New York, N. Y., 1960, pp. 467-476.

11. "A Handbook of Selected Semiconductor Circuits," Seymour Schwartz, Editor, Bureau of Ships, Department of the Navy, Publication NAVSHIPS 93484, pp. 6-18 to 6-25.

 "Using the Silicon Unilateral and Bilateral Switches," R. Muth, General Electric Company, Syracuse, N. Y., Application Note

90.57.

 "A 15KC, DC to DC Converter," J. A. Pirraglia and R. Rando, IEEE Conference Record of the Industrial Static Power Conversion Conference, No. 34C20, The Institute of Electrical and Electronic Engineers, New York, N. Y., 1965.

 "Design of Triggering Circuits for Power SCR's," J. M. Reschovsky, General Electric Company, Syracuse, N. Y., Application Note

200.54.

- 15. "Optimizing Programmable Unijunction Oscillator and Timer Designs" J.P. Lindsay & W.H. Sahm, General Electric Company, Auburn, N.Y., Application Note 20.93.
- "Optoelectronics" W.H. Sahm III, General Electric Company, Auburn, N.Y., Publication 451,135.

5 DYNAMIC CHARACTERISTICS OF SCR'S

Dynamic characteristics of an SCR refer to the SCR behavior during switching intervals. This may be switching of the SCR under consideration (either turn-on or turn-off) or switching elsewhere in the circuit (resulting in high dv/dt applied to the SCR). Although this typically represents a minor percentage of the time period, it often demands major consideration by both the manufacturer and user of the SCR.

During the turn-off, or commutation, interval the SCR characteristics to be considered are turn-off time, reapplied dv/dt, and reverse recovered charge. Each of these dynamic characteristics are dependent upon the set of operating conditions of the specific circuit.

During the turn-on interval the dynamic condition to be considered by the circuit designer is the rate of rise of forward current, di/dt. Switching losses during both turn-on and turn-off may be of concern to the equipment designer.

Another dynamic condition, a fast-rising forward voltage, can result in the SCR being switched from the blocking state to the on-state.

5.1 SCR TURN-OFF TIME, ta

If forward voltage is applied to a undirectional thyristor (hereafter referred to as "SCR") too soon after anode current ceases to flow, the SCR will go into the conduction state again. It is necessary to wait for a definite interval of time after cessation of current flow before forward voltage can be reapplied. Chapter 1 describes the physical reasons for this required interval. For turn-off-time as it affects bi-directional thyristors, see Chapter 7.

To measure the required interval, the SCR is operated with current and voltage waveforms shown in Figure 5.1. The interval between t_3 and t_8 is then decreased until the point is found when the SCR will just support reapplied forward voltage.

This interval is not a constant, but is a function of several parameters. Thus, the minimum time t₃ to t₈ will increase with:

- 1. An increase in junction temperature.
- 2. An increase in forward current amplitude (t₁ to t₂).
- 3. An increase in the rate of decay of forward current (t2 to t3).
- A decrease in peak reverse current (t₄).
 A decrease in reverse voltage (t₅ to t₇).
- 6. An increase in the rate of reapplication of forward blocking voltage (t₈ to t₉).
- 7. An increase in forward blocking voltage (t_9 to t_{10}).
- 8. An increase in external gate impedance.
- 9. A more positive gate bias voltage.





FIGURE 5.1 SCR WAVEFORM FOR TURN-OFF TIME MEASUREMENTS

SCR Turn-Off Time Definitions 5.1.1

Circuit commutated turn-off time of an SCR, tq, is the time interval between the instant when the anode current has decreased to zero, and the instant when the SCR has regained some defined forward blocking voltage capability.

As mentioned in Section 5.1, ta is not a constant, but is dependent upon the test conditions under which it is measured. One of these test conditions, forward current (I_T), is shown in Figure 5.2 for a narrow pulse of current and in Figure 5.3 for conventional circuit turn-off time. Refer to Chapter 2 for definition of terms used in the figures.



MUTATED TURN-OFF TIME

124

5.1.2 Typical Variation of Turn-Off Time

The extent to which the parameters in Section 5.1 affect turn-off time is dependent on both the parameter being considered and the device design. Turn-off time performance trade-off curves are used to determine which parameters are of significance, depending on the particular set of circuit operating conditions. Figure 5.4 for example shows a typical curve of change in SCR turn-off time with junction temperature for a specific SCR. Figure 5.5 shows the dependence of $t_{\rm g}$ on forward current, for rectangular current pulses for that same SCR.




FIGURE 5.4 VARIATION OF TURN-OFF TIME WITH JUNCTION TEMPERATURE




FIGURE 5.5 VARIATION OF TURN-OFF TIME WITH PEAK FORWARD CURRENT FOR A HIGH SPEED SCR

Typical variation of turn-off time with applied reverse voltage is seen in Figure 5.6 for the C158 SCR.




FIGURE 5.6 TYPICAL VARIATION OF TURN-OFF TIME WITH APPLIED REVERSE VOLTAGE DURING THE TURN-OFF INTERVAL

Typical dependence of turn-off time on another test condition, reapplied dv/dt, is shown in Figure 5.7. Specified turn-off time for the C158 is with a reapplied dv/dt test condition of 200 volts per microsecond.




FIGURE 5.7 TYPICAL VARIATION OF SCR TURN-OFF TIME WITH REAPPLIED DV/DT

5.1.3 Circuit Turn-off Time (t_c)

Circuit turn-off time is the turn-off time that the circuit presents to the SCR.


The circuit turn-off time (t_c) must always be greater than the turn-off time of the SCR (t_a) ; otherwise the SCR may revert to the on-state.

The turn-off times of general purpose phase control SCR's are usually given as typical values if at all. Wide deviations from the typical values can occur. In those circuits where turn-off time is a critical characteristic, it is necessary for the circuit designer to have control over the maximum value of SCR turn-off time. For this reason General Electric offers a range of SCR's with guaranteed maximum turn-off times under specified standard conditions of waveform and temperature. These SCR's are designed specifically for inverter applications where the need for good dynamic capabilities is essential.

5.1.4 Feedback Diode

Many inverter circuits require the use of a feedback diode placed in inverse parallel with the SCR. The diode is needed to carry reactive energy to the supply during some portion of the operating period. This diode is a disadvantage from an SCR turn-off standpoint. The reverse voltage of the SCR during the commutation interval is limited to the diode forward voltage thereby adversely affecting SCR turn-off time as discussed earlier in this chapter.

The feedback diode, when needed, should be placed close to the SCR in order to minimize inductance in the diode path. As shown in the sketch, this inductance undesirably shortens the circuit turn-off time because of the voltage induced in the inductance due to the changing current (V = L di/dt).





(a) Diode adjoining SCR, No Inductance

(b) Inductance in Diode Path

5.2 TURN-OFF METHODS

The gate has no control over the SCR once anode-to-cathode current exceeds latching current. External measures therefore have to be applied to stop the flow of current. There are two basic methods available for commutation, as the turn-off process is called.

5.2.1 Current Interruption

The current through the SCR may be interrupted by means of a switch in either of two circuit locations. The switch must be operated for the required turn-off time. Note that the operation of the switch will cause the SCR to see high values of dv/dt. In Figure 5.8(a) when the switch is closed, or in 5.8(b) when the switch is opened, the SCR is susceptible to false turn-on due to high dv/dt.

As it is seldom that a mechanical switch is suitable for commutation, various static switching circuits have been developed for this purpose. It should be noted that SCR's are generally not characterized for this mode of commutation.




FIGURE 5.8 COMMUTATION BY CURRENT INTERRUPTION

5.2.2 Forced Commutation

When the above methods of current interruption are not acceptable, then forced commutation must be used. The essence of forced commutation is to decrease the SCR current to zero either by transferring the load current to a preferred path or by decreasing the load current to zero.

5.3 CLASSIFICATION OF FORCED COMMUTATION METHODS

There are six distinct classes by which the energy is switched across the SCR to be turned off:

Class A Self commutated by resonating the load

Class B Self commutated by an LC circuit

Class C C or LC switched by another load-carrying SCR

Class D C or LC switched by an auxiliary SCR

Class E An external pulse source for commutation

Class F AC line commutation

Examples of circuits which correspond to these classes will now be given. These examples show the classes as choppers (Chapter 13). The commutation classes may be used in practice in configurations other than choppers. References to literature covering the different classes will be found in Chapter 13.

5.3.1 Class A—Self commutated by resonating the load

When SCR₁ is triggered, anode current flows and charges up C

in the polarity indicated. Current will then attempt to flow through the SCR in the reverse direction and the SCR will be turned off.

The condition for commutation is that the RLC circuit must be under-damped.




FIGURE 5.9 CLASS A COMMUTATION

5.3.2 Class B-Self commutated by an LC circuit

Example 1

Before the gate pulse is applied, C charges up in the polarity indicated.

When SCR₁ is triggered, current flows in two directions.

1. The load current IR flows through R.

2. A pulse of current flows through the resonant LC circuit and charges C up in the reverse polarity. The resonant-circuit current will then reverse and attempt to flow through the SCR in opposition to the load current. The SCR will turn off when the reverse resonant-circuit current is greater than the load current.




FIGURE 5.10 CLASS B COMMUTATION (EXAMPLE 1)

Class B—Self commutated by an LC circuit

Example 2 - The Morgan Circuit

From the previous cycle the capacitor is charged as shown in Figure 5.11 and the reactor core has been saturated "positively."

When SCR_1 is triggered, the capacitor voltage is applied to the reactor winding L_2 . The polarity of the applied voltage immediately pulls the core out of saturation. For the time t_1 to t_2 (Figure 5.11) the load current is flowing through R. Simultaneously the capacitor is being discharged.

When the voltage across L_2 has been applied for the prescribed time, the core goes into "negative" saturation. The inductance of L_2 changes from the high unsaturated value to the low saturated value.

The resonant charging of C now proceeds much more rapidly from time t_2 to t_3 . As soon as the peak of current is reached and current starts to decrease, the voltage across L_2 reverses.

As soon as the voltage reverses, the core comes out of saturation again, the inductance rises to the high value and the recharging of C proceeds at a more leisurely pace (t₃ to t₄).

The voltage across the inductor is held for the prescribed time and then positive saturation occurs (t_4) .

Now the capacitor is switched directly across the SCR via the saturated inductance of L_2 . If the reverse current exceeds the load current SCR₁ will be turned off. The remaining charge in C then is




FIGURE 5.11 CLASS B COMMUTATION (EXAMPLE 2)

dissipated in the load and C is charged up and ready for the next

cycle (t₅).

It is quite possible in practice to design L so that negative saturation does not occur. In this case the anode-current pulse from t_2 to t_3 is omitted.

5.3.3 Class C—C or LC switched by another load-carrying SCR

Assume SCR_2 is conducting, C then charges up in the polarity shown. When SCR_1 is triggered, C is switched across SCR_2 via SCR_1 and the discharge current of C opposes the flow of load current in SCR_2 .




FIGURE 5.12 CLASS C COMMUTATION

5.3.4 Class D—LC or C switched by an auxiliary SCR

Example 1

The circuit shown in Figure 5.12 (Class C) can be converted to Class D if the load current is carried by only one of the SCR's, the other acting as an auxiliary turn-off SCR. The auxiliary SCR would have a resistor in its anode lead of say ten times the load resistance.

Example 2

SCR₂ must be triggered first in order to charge up the capacitor in the polarity shown. As soon as C is charged, SCR₂ will turn off due to lack of current.

When SCR₁ is triggered the current flows in two paths: Load current flows in R; commutating current flows through C, SCR₁, L, and D, and the charge on C is reversed and held with the hold-off diode D. At any desired time SCR₂ may be triggered which then places C across SCR₁ via SCR₂ and SCR₁ is turned off.




FIGURE 5.13 CLASS D COMMUTATION (EXAMPLE 2)

Class D-LC or C switched by an auxiliary SCR

Example 3 - The Jones Circuit

The outstanding feature of this circuit is its ability to start com-

mutating reliably.

If \tilde{C} were discharged, then, on triggering SCR_1 , voltage would be induced into L_2 by closely coupled L_1 , and C would become charged in the polarity shown. As soon as SCR_2 is triggered, SCR_1 turn-off interval is initiated. C now becomes charged in the opposite polarity.

The next time SCR_1 is triggered, C discharges via SCR_1 , and L_2 , and its polarity is reversed ready for the next commutating pulse. The voltage to which C is charged (in the polarity shown in Figure 5.14), depends on which is greater: the voltage induced by load current flowing in L_1 or the reversal of the positive charge built up while SCR_2 was conducting.

With heavy loads, the induced voltage increases, thus tending to offset the decrease of turn-off time. Better turn-off times are obtained with this circuit as compared with Example 2 at the cost of higher voltages appearing across the SCR's. This circuit is discussed in more detail in Chapter 13.





FIGURE 5.14 CLASS D COMMUTATION (EXAMPLE 3)

5.3.5 Class E—External pulse source for commutation

Example 1

When SCR_1 is triggered, current will flow into the load. To turn SCR_1 off base drive is applied to the transistor Q_1 . This will connect auxiliary supply E_2 across SCR_1 turning it off. Q_1 is held on for the duration of the turn-off time.



5.15 CLASS E COMMUTATION (EXAMPLE 1)

Class E-External pulse source for commutation

Example 2

The transformer is designed with sufficient iron and air gap so as not to saturate. It is capable of carrying the load current with a small

voltage drop compared with the supply voltage.

When SCR_1 is triggered, current flows through the load and pulse transformer. To turn SCR_1 off a positive pulse is applied to the cathode of the SCR from an external pulse generator via the pulse transformer. The capacitor C is only charged to about 1 volt and for the duration of the turn-off pulse it can be considered to have zero impedance. Thus the pulse from the transformer reverses the voltage across the SCR, and it supplies the reverse recovery current and holds the voltage negative for the required turn-off time.




FIGURE 5.16 CLASS E COMMUTATION (EXAMPLE 2)

Class E—External pulse source for commutation

Example 3

When the SCR is turned on, the pulse transformer saturates and presents a low impedance path for the load current. When the time comes for turning off the SCR, the first step is to de-saturate the pulse transformer. This is done by means of a pulse in the polarity shown. This de-saturating pulse momentarily increases the voltage across the load and also the load current. Once the pulse transformer is desaturated, a pulse in the reverse polarity is injected, reversing the voltage across the SCR and turning it off. The pulse is held for the required turn-off time.




FIGURE 5.17 CLASS E COMMUTATION (EXAMPLE 3)

Class E—External pulse source for commutation

Example 4

This circuit is important because no capacitor-charging pulse flows

through the load.

Assume C is charged in the polarity shown to some voltage greater than the supply voltage E. When SCR_1 is triggered, load current flows in R and L_2 . SCR_2 is in a resonant circuit consisting of C and L_2 . When SCR_2 is triggered, a pulse of current flows through L_2 . A voltage is developed across L_2 which is greater than the supply voltage E. Reverse voltage is therefore applied to SCR_1 which turns it off. The termination of the discharge pulse through SCR_2 turns it off, and C is now charged in the opposite polarity. L_1 is much larger than L_2 , and C is now resonantly charged via L_1 and D to some voltage greater than the supply voltage.




FIGURE 5.18 CLASS E COMMUTATION (EXAMPLE 4)

5.3.6 Class F—AC line commutated

If the supply is an alternating voltage, load current will flow during the positive half cycle. During the negative half cycle the SCR will turn off due to the negative polarity across the SCR. The duration of the half cycle must be longer than the turn-off time of the SCR.




FIGURE 5.19 CLASS F COMMUTATION

5.4 RATE OF RISE OF FORWARD VOLTAGE, dv/dt


The junctions of any semiconductor exhibit some unavoidable capacitance. A changing voltage impressed on this junction capacitance results in a current, $i=C\ dv/dt$. If this current is sufficiently large a regenerative action may occur eausing the SCR to switch to the onstate. This regenerative action is similar to that which occurs when gate current is injected, as discussed in Chapter 1. The critical rate of rise of off-state voltage is defined as the minimum value of rate of rise of forward voltage which may cause switching from the off-state to the on-state.

Since dv/dt turn-on is non-destructive, this phenomenon creates no problem in applications in which occasional false turn-on does not result in a harmful affect at the load. Heater application is one such case.

The majority of inverter applications, however, would result in circuit malfunction due to dv/dt turn-on. One solution to this problem is to reduce the dv/dt imposed by the circuit to a value less than the critical dv/dt of the SCR being used. This is accomplished by the use of a circuit similar to those in Figure 5.20 to suppress excessive rate of rise of anode voltage. Z represents load impedance and circuit impedance.

Since circuit impedances are not usually well defined for a particular application, the values of R and C are often determined by experimental optimization. A technique described in Chapter 16 can be used to simplify snubber circuit design by the use of nomographs which enable the circuit designer to select an optimized R-C snubber for a particular set of circuit operating conditions.

Another solution to the dv/dt turn-on problem is to use an SCR with higher dv/dt capability. This can be done by selecting an SCR designed specifically for high dv/dt applications, as indicated by the specification sheet. Emitter shorting, as discussed in Chapter 1, is a manufacturing technique used to accomplish high dv/dt capability.



(a) Basic Circuit

(b) Circuit Variations

FIGURE 5.20 DV/DT SUPPRESSION CIRCUITS

Higher dv/dt capability can also be attained by choosing an SCR with higher voltage classification. Since a high circuit-imposed dv/dt effectively reduces $V_{\rm (BO)}$ (the actual anode voltage at which the particular device being observed switches into the on state) under given temperature conditions, a higher voltage classification unit will allow a higher rate of rise of forward voltage for a given peak circuit voltage.

Alternatively, this increased dv/dt capability can be understood by reference to Figure 5.21, the typical variation of dv/dt capability with applied voltage. By choosing an SCR with higher $V_{\rm DRM}$, the ratio of $V_{\rm applied}$ to $V_{\rm DRM}$ will be lower for a given circuit and as indicated in Figure 5.21 the typical dv/dt capability will be higher. By making use of this technique, the SCR can be selected by the manufacturer for dv/dt capability in excess of that indicated on the specification sheet.




FIGURE 5.21 TYPICAL VARIATION OF DV/DT CAPABILITY WITH APPLIED VOLTAGE

Reverse biasing of the gate with respect to the cathode may increase dv/dt capability for small area SCR's not already designed for high dv/dt. The reader is referred to Chapter 4 for further discussion.

5.4.1 Reapplied dv/dt

Reapplied rate of rise of voltage, reapplied dv/dt, is the rate of rise of forward voltage following the commutation interval. Reapplied dv/dt is of importance because of its affect on turn-off time. The affect

on t_q of reapplied dv/dt, a test condition for t_q measurement, can be seen in Figure 5.7. Triac applications, discussed in Chapter 7, also require consideration of dv/dt.

5.5 RATE OF RISE OF ON-STATE CURRENT, di/dt

Critical di/dt is the maximum allowable value of the rate of rise of on-state current. The di/dt of on-state current while the SCR is in the process of turning on must be considered because it is capable of destroying the SCR or, in the absence of destruction, can cause a high switching loss. During the turn-on process only a small percentage of the silicon is conductive due to the finite spreading velocity, as discussed in Reference 2. A fast rising current can result in a high current density in that portion of silicon that is conducting. This high current density may result in excessive heat and a destroyed SCR.

5.5.1 Solutions to di/dt Problem

Inverter circuits with inherently high di/dt waveshapes can be made to operate reliable by choosing an SCR with high di/dt capability. The SCR manufacturer can attain this high di/dt capability by appropriate gate construction techniques as discussed in Chapter 1.

An additional technique used to accomplish high di/dt capability is to employ a hard-drive gate circuit. A hard drive consists of a fast rising gate current. Reference 5 discusses trigger circuit design tech-

niques to accomplish high di/dt capability.

A saturable reactor in series with the SCR during its turn-on switching interval will greatly reduce switching dissipation in the SCR. When the SCR is triggered on, the amount of current that will flow during the turn-on interval is limited to the magnetizing current of the reactor. The reactor is designed to go into magnetic saturation sometime after the SCR has been triggered. The delay time is employed to bring operation of the SCR within its turn-on current limit capability. Sufficient SCR active area is then available to assume full load current at minimum dissipation. Since the load current is delayed, the output of the SCR-reactor combination is delayed relative to the SCR trigger signal. Realistic pulse repetition rates are achievable by this technique, notably in many pulse modulator applications.

The delay time t of the saturable reactor is given by the time to

saturate

$$t_s = \frac{NA \triangle B \ 10^{-8}}{E}$$
 (seconds), where (5.1)

N = number of turns

A = cross sectional area of core in square centimeters

 $\wedge B$ = total flux density change in Gauss

E = maximum circuit voltage being switched in volts

The current required at the time of saturable reactor switching I_s should be made small compared to the peak load current being switched. It is:

$$I_s = \frac{H_s l_m}{0.4\pi N}$$
 (amperes), where (3.4)

 $H_s =$ magnetizing force in Oersteds required for core flux to reach saturation flux density B_s (1 Oersted = 2.021 ampere-turns/inch)

 l_m = mean length of core in centimeters

N = number of turns

Provision must be made to properly reset the core before the next current pulse. Depending on the details of the circuit, reset may be accomplished by the resonant reversal of current (reverse recovery current) or by auxiliary means.

5.6 REVERSE RECOVERY CHARACTERISTICS

The time during which reverse recovery current flows in the SCR $(t_3$ to t_6 in Figure 5.1) is known as the reverse recovery time. This is the time required before the SCR can block *reverse* voltage. This should not be confused with turn-off time which is the time that has to elapse before the SCR can block reapplied *forward* voltage. The reverse recovery phenomenon is also common in junction diodes.

Reverse recovery time in typical SCR's is of the order of a few microseconds. Recovery time increases as forward current increases and also increases as the rate of decay of forward current decreases. In addition, an increase of recovery time results from an increase of junction temperature.

The reverse recovery current phenomenon plays a minor but important part in the application of SCR's:

- 1. In full wave rectifier circuits using SCR's as the rectifying elements the reverse recovery current has to be carried in the forward direction by the complementary SCR's. This can give rise to high values of turn-on current.
- 2. In certain inverter circuits such as the McMurray-Bedford circuit (Chapter 13) where one SCR is turned off by turning another on, the reverse recovery current of the first gives rise to high values of turn-on current in the second.
- 3. The cessation of reverse current, which can be very sudden, may produce damaging voltage transients and radio frequency interference.
- 4. When SCR's are connected in series the reverse voltage distribution may be seriously affected by mismatch of reverse recovery times (Chapter 6).

Recovered charge, Q_R , (the time integral of reverse current), is the amount of charge in microcoulombs corresponding to the recovery interval. Figure 5.22 indicates the dependence of recovered charge on reverse di/dt. An inductor may be needed to limit recovered charge within a value acceptable for circuit operation. This inductance may be in the form of source, circuit, or load impedance. This same inductor serves to prevent di/dt failures as discussed in Section 5.5.1 above.




FIGURE 5.22 RECOVERED CHARGE AT 125°C

5.7 CAPACITORS FOR COMMUTATION CIRCUITS

The characteristics of the commutation capacitors must be carefully considered by the design engineer in their selection and specification. The following properties are desirable:

1. The capacitor life should be long, at the operating ambient temperature.

2. The power losses in the capacitors should be low for two reasons:

a. To avoid high internal temperatures which would shorten the capacitor life.

b. To maintain the advantage of high efficiency which the SCR

gives to the over-all circuit.

3. The capacitor's equivalent series inductance should be known. In many circuits, inductance in series with the commutating capacitor plays an important part in controlling the initial rate of rise of anode current through the SCR.

The equipment designer is advised to take the following steps:

1. For the breadboard, standard inverter capacitors may be purchased from the General Electric Capacitor Department, Hudson Falls, New York. Figure 5.24 gives the ratings of standard capacitors. All General Electric SCR capacitors have heavy duty internal connections to carry the high currents, extended foil construction to give low inductance and minimum ESR (equivalent series resistance) and some incorporate painted cases to keep the dielectric temperature rise to a minimum.

2. After completion of the breadboard tests, the voltage and current waveforms and temperature data should be submitted to the capacitor manufacturer for optimization of life, size, and cost. (See check list at end of chapter.)

The RMS current encountered in SCR applications is usually significant and even with minimum ESR the I²R losses can be great. While proper capacitor selection will provide a suitable component, the inherent power losses must be considered by the designer from a total circuit

standpoint.

Another important consideration is the current carrying capability or limit of the capacitor itself. The maximum current capability of any capacitor listed in the Standard Ratings Table is either 100, 60 or 30 amperes RMS. In several cases, the RMS current listed is greater than these actual operating current limits. The greater values may only be used for derating purposes along with multipliers from the derating table Figure 5.23. All capacitors with such listed ratings are clearly indicated in the Standard Ratings Table with explanatory footnotes.




FIGURE 5.23 CORRECTION FACTOR TO BE APPLIED TO CURRENT ($I_{\rm RMS}$) For Capacitor charge or discharge times other than 50 microseconds

The RMS current values in the standard ratings table are based on a current pulse width of 50 microseconds. Selection of capacitors for circuits involving 50 microseconds pulse widths can be made directly from the Standard Ratings Table by knowing the capacitance, voltage, RMS current and ambient operating temperature. For circuits involving pulse widths other than 50 microseconds the following example is offered.

Pulse width less than 50 µsec. Given:

Capacitance:

5 MFD

Voltage:

60 VAC RMS 16.6 KHZ Sinewave

Ambient temperature: 65°C

 $=65 \text{ x} \sqrt{2} = 92 \text{ volts}$

A. Calculate peak voltageB. Calculate RMS current

 $= 2\pi$ FC V RMS = 2π x 16,600 x 5 x 10⁻⁶ x 60

 $= 2\pi \times 10,600 \times 5 \times 1$ = 31.3 Amperes

C. Pulse width

=30 μ sec.

D. The 26F6745FC has a 55°C rating of 34 amps. Using Figure 5.23 and 5.23-1 the corrected rating for 65°C and 30 μ sec is 32.6 amperes – adequate for the application. However, the 97F8562FC has a rating of 87A; corrected this becomes 78 amps – more than adequate but this is a much smaller unit and is comparably priced.

STANDARD RATINGS FOR SCR COMMUTATION & SNUBBER CAPACITORS

Dielectric	Nameplate Rating			Dimensions in inches			RMS† Current
	Peak Volts*	μf	Catalog Number	Width	Depth	Case Height	Rating @ 55°C (Amperes)
Polypropylene/ Paper	500 500 500 500 500 500 500 500	2 3 5 10 20 30 40 50	26F6905FC 26F6906FC 26F6907FC 26F6908FC 26F6909FC 26F6910FC 26F6911FC 26F6912FC	2.16 2.16 2.16 2.91 2.91 3.66 4.56 4.56	1.31 1.31 1.31 1.91 1.91 1.97 2.84 2.84	2.62 3.50 4.25 4.25 6.25 7.25 5.88 6.25	9 12 20 32 59 85* 100* 121*
Polypropylene / Paper	600 600 600 600 600 600 600	1 2 5 10 20 30 40 50	26F6913FC 26F6914FC 26F6915FC 26F6916FC 26F6917FC 26F6918FC 26F6919FC 26F6920FC	2.16 2.16 2.16 2.91 3.66 4.56 4.56 4.56	1.31 1.31 1.91 1.97 2.84 2.84 2.84	2.62 2.62 4.75 4.75 6.25 6.25 7.25 9.00	6 10 21 35 59 92* 119* 145*
Polypropylene/ Paper	800 800 800 800 800 800 800	1 2 5 10 20 25 30	26F6921FC 26F6922FC 26F6923FC 26F6924FC 26F6925FC 26F6926FC 26F6927FC	2.16 2.16 2.91 2.91 4.56 4.56 4.56	1.31 1.31 1.91 1.91 2.84 2.84 2.84	2.62 3.50 4.50 7.25 6.25 7.25 8.00	7 12 24 43 75* 89* 106*
Polypropylene/ Paper	1000 1000 1000 1000 1000	1. 2 5 10 20	26F6769FC 26F6732FC 26F6734FC 26F6735FC 26F6770FC	2.16 2.16 2.91 3.66 4.56	1.31 1.31 1.91 1.97 2.84	3.50 4.25 4.75 6.25 7.25	7 13 25 45 79*
Polypropylene/ Paper	1500 1500 1500 1500 1500	.5 1 2 5 10	26F6771FC 26F6742FC 26F6743FC 26F6745FC 26F6746FC	2.16 2.16 2.91 3.66 4.56	1.31 1.31 1.91 1.97 2.84	3.50 4.25 4.25 7.25 7.25	5 9 15 34 58
Polypropylene	350 350 350 350 350 350 350 350 350 350	1 2 3 5 10 10 15 15 20 20	97F8560FC 97F8511FC 97F8561FC 97F8562FC 97F8563FC 97F8540FC 97F8515FC 97F8516FC 97F8516FC	2.16 2.16 2.16 2.91 2.91 2.91 2.91 3.66 3.66	1.31 1.31 1.91 1.91 1.91 1.91 1.91 1.91	2.88 2.88 3.88 2.62 4.75 4.75 5.75 6.25 5.75 6.00	28 47 63* 87* 149* 158** 214* 223** 271* 278**
Polypropylene	600 600 600 600 600 600	1 2 3 5 5 10 10	97F8564FC 97F8518FC 97F8565FC 97F8520FC 97F8543FC 97F8521FC 97F8544FC	2.16 2.16 2.91 2.91 2.91 3.66 3.66	1.31 1.31 1.91 1.91 1.91 1.97 1.97	3.88 4.75 3.88 4.75 5.25 6.25 6.75	34 60 75* 112* 118** 198* 207**
Polypropylene	800 800 800 800 800 800 800	1.0 2.0 3.0 5.0 5.0 10.0	97F8522FC 97F8566FC 97F8567FC 97F8525FC 97F8545FC 97F8526FC 97F8546FC	2.16 2.91 2.91 2.91 2.91 4.56 4.56	1.31 1.91 1.91 1.91 1.91 2.84 2.84	3.88 3.88 4.50 6.25 6.75 5.18 5.88	38 61* 81* 129* 134** 218* 234**
Metalized Polyester	250 250 250 250 250 250	25 50 100 125 150	97F7502FC 97F7503FC 97F7504FC 97F7505FC 97F7500FC	2.69 2.69 3.66 3.66 3.66	1.56 1.56 1.97 1.97 1.97	3.12 3.12 3.12 3.88 4.25	21 36*** 58*** 73*** 83***
Paper	1000 1000 1000 1000 1000	.10 .25 .50 1.00 2.00	28F5341 28F5342 28F5343 28F5344 28F5345	1.31 1.31 1.31 2.16 2.16	.75 .75 .75 1.31 1.31	1.38 1.62 2.50 2.12 2.88	1.3 2.3 4.0 6.3 10.6
Paper	2000 2000 2000 2000 2000	.05 .10 .25 .50 1.00	28F5346 28F5347 28F5348 28F5349 28F5350	1.31 1.31 2.16 2.16 2.16	.75 .75 1.31 1.31 1.31	1.38 2.00 2.12 2.38 4.50	0.9 1.6 3.2 5.0 9.0

Based on 50 microsecond pulse width.
 This number is given for purposes of derating only. In no case may the capacitor be operated at currents in excess of 60 amps RMS.

** (Same but change 60 to 100). ***(Same but change 60 to 30).

CAPACITORS FOR SCR COMMUTATION APPLICATIONS Design Data Sheet

To assist in obtaining proper capacitor design, it is particularly important that the circuit design engineer sketch out in detail a picture of voltage and current vs. time. This should be done by using the space provided below and showing specific values of voltage, current, and time over a complete cycle.

Primary Information: Reference No .. Tolerance (if less than 1. Capacitance Required: + 10 percent_ 2. Peak to Peak Voltage:___ Rms Voltage:_ 3. Peak Current:_ Rms Current:_ 4. Repetition Rate:___ Duty Cycle:_ (cycles per second) (time on - time off)5. Ambient Temperature_ _Max.__ _Min._ 6. Capacitor Discharge Time:_ 7. Show Sketch of Voltage and Current Wave shape vs. Time. (Fill in below) Volts 0 Time Current 0 Time

Secondary Information:

8.	Desired Operating Life:	(total cycles) (total hours)
9.	Sample Requirements: (How many)	
	(When needed)	
10.	Potential Usage:	
	Physical Size Limitations:	
12.	Mounting Requirements:	
13.	Applicable Specifications (if any):	
14.	Unusual Atmospheric Conditions:	
	(dust, chemicals, humidity, corrosion, etc.)	
15.	Other Special Requirement:	
	(high altitude, shock, vibration, etc.)	
16.	What kind cooling available:	
	(fins, heat sink, forced air, etc.)	

REFERENCES

- D. E. Piccone and I. S. Somos, "Are You Confused by High di/dt SCR Rating?", The Electronic Engineer, January 1969, Vol. 28, No. 1.
- 2. Application Note 200.28, "The Rating of SCR's When Switching Into High Currents," N. Mapham, May 1963.
- S. J. Wu, "Analysis and Design of Optimized Snubber Circuits for dv/dt Protection in Power Thyristor Applications" presented at IEEE IGA Conference, October 1970. Available from General Electric Publication 660.24.
- 4. GE Capacitor Catalog CPD #200.
- 5. J. M. Reschovsky, "Design of Trigger Circuits for Power SCR's," GE Application Note 200.54, February 1970.

NOTES

SERIES AND PARALLEL OPERAT

Since the introduction of SCR's in 1957, the power handling capability has been steadily improving with enhanced dynamic performance. SCR's with rated blocking voltage to 5000 volts and RMS current to 2000 amperes are readily available today. The power handling capability of an SCR appears to be limited by the effective utilization of larger and larger silicon wafers, methods of packaging, and techniques of cooling the junction temperature. Still, there are numerous applications where a single SCR cannot meet the power requirements, such as in terminals for HVDC transmission lines and rapid transit systems where system requirements dictate operation at higher voltage and/or current than can be realized within the capabilities of a single SCR. Series/parallel combinations must be employed if system requirements are to be met.

When SCR's are connected in series for high voltage operation, both steady-state and dynamic-state voltages must be equally shared across each unit. The di/dt and the dv/dt limitations must be assured not to exceed the ratings of each SCR. When SCR's are connected in parallel to obtain higher current output, the equalization of forward current, both during the turn-on interval and the conduction state, must be guaranteed either by matching the forward characteristics of individual units or by employing external forced sharing techniques.

Little work has been done on series/parallel connection of triacs. It appears the guidelines outlined here for SCR's generally apply to triacs. To date, the triac has been primarily employed in consumer/appliance/light industrial applications where slightly lower cost of trigger and control circuitry can be important factors.

As requirements for operation from higher voltage sources and at higher current levels, the applications may very well fall in the realm of heavy industrial applications. Therefore, inverse parallel SCR's are in general more appropriate to provide the function of AC switching.

6.1 SERIES OPERATION OF SCR's

When circuit requirements dictate operation at a voltage in excess of the blocking voltage capabilities of a single SCR, series combinations can be employed if certain design precautions are taken. These precautions are primarily the equalization of voltage sharing, both forward and reverse, between individual SCR's at steady-state and transient operation conditions. Due to differences in blocking currents, junction capacitances, delay times, forward voltage drops as well as reverse recovery for individual SCR's, external voltage equalization networks and special consideration in gating circuits design are required.

6.1.1 Need For Equalizing Network

Shown in Figure 6.1 are hypothetical voltage/current characteristics for two randomly selected SCR's. If the two SCR's are connected in series one might expect them to have a total forward blocking capability of at least $2(V_2)$. Yet without forced voltage equalization the total peak forward blocking voltage must be limited to approximately $(V_1 + V_2)$ in order to keep the voltage across SCR₂ from exceeding $V_{(BO)\,2}$.




FIGURE 6.1 SCR CHARACTERISTICS

Figure 6.2 shows, diagramatically, the six operating states that can occure in a random sample of SCR's, connected in series, without forced equalization. It is seen that the equivalent individual impedances change continuously as the SCR series connection switches from state to state.




FIGURE 6.2 POSSIBLE OPERATING STATES OF AN UNEQUALIZED SERIES STRING OF SCR'S

During forward and reverse blocking states (I and VI) the difference in blocking characteristics result in unequal steady-state voltage sharing. This could be harmful to an SCR with inherently low blocking current since it might cause excessive voltage to appear across that SCR under blocking states. In order to equalize the voltage, a shunt resistor is connected across each SCR.

The conduction states (III and IV) represent no problem of voltage equalization.

States II and V represent undesirable unbalanced transient voltage

sharing during turn-on and reverse recovery conditions.

In state II, the delay time of one SCR is considerably longer than other SCR's in the series string, consequently full voltage will be momentarily supported by the slow turn-on SCR. One method that can be taken to minimize unbalance caused by dissimilar turn-on delays is to supply high enough gate drive with fast rise time to minimize delay time differences. State V results from the fact that in a randomly chosen series string of SCR's, all SCR's will not recover at the time instant. The first cell to regain its blocking voltage capability will support the full voltage. To equalize the voltage during this period, a capacitor is connected across each SCR. If the impedance of the capacitor is low enough, and/or the time constant is properly chosen, the voltage buildup on the fastest SCR to recover is limited until the slowest one also recovers. This also alleviates the undesirable condition of state II.

In summary, states III and IV present no equalization problem. Shunt resistors equalize the voltage during states I and VI. Shunt capacitors equalize the voltage during states II and V. High gate-drive

reduces inequalities during state II.

While capacitors provide excellent transient voltage equalization, they also produce high switching currents through the SCR's during the turn-on interval.^{1,2} Switching currents can be limited by means of damping resistors in series with each capacitor. Although it is desirable to have a large value of R and therefore a small value of C to limit the power dissipation in the RC circuit, the value of the damping resistors must be kept to a reasonably low value in order not to reduce the effectiveness of the capacitors in equalizing voltage during the reverse recovery interval. Also, low values of damping resistance preclude excessive voltage build-up due to the IR drop during flow of reverse recovery current in the series connection after the first SCR has recovered.

Figure 6.3 shows the voltage equalization scheme described above.




FIGURE 6.3 SERIES EQUALIZING ARRANGEMENT

Diodes can be placed across the damping resistors $R_{\rm D}$ to increase the effectiveness of the capacitors in preventing misfiring due to excessive rate of rise of forward voltage on the SCR's. Some small amount of damping resistance should still be used in series with the diode to prevent ringing.

It is cautioned that diodes should have soft recovery characteristics; otherwise, the abrupt recovery action of a snappy diode may produce an adverse effect, such as high voltage spikes and therefore

hinder the performance of the RC circuits.^{3,4}

6.1.2 Equalizing Network Design

6.1.2.1 Static Equalizing Network

For any given random group of SCR's there will be a given range of forward and reverse blocking current at given circuit conditions. Naturally, SCR's with low inherent blocking current will assume a greater portion of a steady state blocking voltage than will units with higher blocking current when all are connected in series. If the range of blocking current is defined as $I_b(\text{max})-I_b(\text{min})=\Delta\ I_b,$ it is seen that the maximum unbalance in blocking voltage to SCR's of a series string occurs when one member has a blocking current of $I_b(\text{min})$ and all remaining SCR's have $I_b(\text{max}).$ Figure 6.4 represents just such a case.




FIGURE 6.4 USE OF SHUNT RESISTORS TO EQUALIZE BLOCKING VOLTAGES TO SERIES SCR'S

Choose E_p as the maximum blocking voltage which we will allow across any one SCR. By inspection $I_1 > I_2$. Therefore:

$$E_p = I_1 R_s$$

Also:

$$E_{\rm m} = E_{\rm p} + (n_{\rm s} - 1) R_{\rm s} I_2$$

where:

 $\begin{array}{l} E_m = \text{peak blocking voltage to entire series string} \\ n_s = \text{number of SCR's in series string} \\ I_2 = I_1 - \Delta I_b \\ E_m = E_p + (n_s - 1) \, R_s \, (I_1 - \Delta I_b) \\ = n_s E_p - (n_s - 1) \, R_s \, \Delta I_b \end{array}$

Now:

$$R_{s} \leq \frac{n_{s}E_{p} - E_{m}}{(n_{s} - 1) \Delta I_{b}}$$

$$(6.2)$$

In general, only the maximum blocking currents for a particular SCR type are provided by the manufacturer. If one wishes to be conservative, $I_b(\min)$ can be assumed to be zero. The required value for R_s then becomes

$$R_{s} \leq \frac{n_{s}E_{p} - E_{m}}{(n_{s} - 1) I_{b}(max)}$$
 (6.3)

Equalization resistors represent power consumers and as such it is desirable to use as large a resistance as possible. In a given group of SCR's, chances are good that one can select ΔI_b to be considerably less than $I_b(\text{max})$. For this reason the ΔI_b approach is recommended. When determining ΔI_b , it is best to measure blocking currents at maximum rated junction temperature and blocking voltage. After ΔI_b groups are selected, the ΔI_b should be checked at 25°C. To allow for differences in SCR temperatures when operating, a safety factor on ΔI_b should be used for design purposes.

Up to this point nothing has been said whether one must consider forward or reverse blocking current, or both. In general an SCR specification sheet gives one figure to cover both forward and reverse blocking current; when both are specified, they are usually the same.

Figure 6.5 is a useful aid for finding the required voltage equalizing resistance for series strings up to eight SCR's long. Enter the chart with a known E_m/E_p and read up to the curve designating the number of SCR's per string. Read across to find $\frac{R_s}{E_m/\Delta I_b}.$ With a knowledge of E_m and ΔI_b , determine $R_s(max).$




FIGURE 6.5 VOLTAGE EQUALIZING RESISTANCE FOR SERIES OPERATION OF SCR'S

To determine the power rating of the shunt resistors one must consider the resistor which experiences the highest peak voltage. The resistor effective power dissipation can be expressed as:

$$P_{\rm D} = \frac{(E_{\rm RMS})^2}{R_{\rm S}} \tag{6.4}$$

For phase control applications the maximum power dissipation occurs at zero conduction angle:

$$P_{\rm D} = \frac{E_{\rm P}^2}{2 R_{\rm S}} \tag{6.5}$$

For square wave applications:

$$P_{\rm D} = \frac{E_{\rm P}^2}{R_{\rm S}} \left(\frac{t}{T} \right) \tag{6.6}$$

For triangle wave applications:

$$P_{D} = \frac{E_{p}}{3 \, F}$$

$P_{\rm D} = \frac{E_{\rm P}^2}{3 \, R_{\rm S}} \left(\frac{t_1 + t_2}{T} \right) \quad (6.7)$

6.1.2.2 Dynamic Equalizing Network

As mentioned earlier, shunt capacitors are required to limit rate of rise of voltage on the SCR's. Also during the reverse recovery interval such capacitors provide a reverse recovery current path for slow SCR's around those SCR's which recover first. Since the problem we are trying to correct arises from a difference in recovery characteristics within a given type of SCR we must take some time to discuss this characteristic.^{3,4,5}

Two SCR's with a sizeable difference in reverse recovery current are depicted in Figure 6.6. The difference in the enclosed area is the differential charge (designated ΔQ).




FIGURE 6.6 REVERSE RECOVERY CURRENTS FOR TWO UNMATCHED SCR'S OF THE SAME TYPE

Note that Figure 6.6 shows $t_{\rm s2} > t_{\rm rr1}$. This will not necessarily be true for two randomly chosen SCR's. However if one has two SCR's which represent the limit cases for a given type (i.e. worst case reverse recovery mismatch) then $t_{\rm s2}$ is generally greater than $t_{\rm rr1}$. For design purposes this is a valid assumption.

Figure 6.7 shows current and voltage waveforms, during the reverse recovery interval, for two mismatched, series connected SCR's

with shunt capacitors.




FIGURE 6.7 RECOVERY VOLTAGES OF CAPACITORS SHUNTING MISMATCHED, SERIES CONNECTED SCR'S

From to to to both SCR's present a short circuit to the flow of reverse current. Reverse current is applied at a rate determined by the commutating voltage E_c and the circuit commutating reactance L_c. During the period t₁ to t₂, capacitor C₁ begins to charge as SCR₁ begins to regain its blocking capability. The rate of charge of C₁ increases during this interval as the current in SCR1 "tails-off." From t2 to t3 SCR₁ has fully recovered. The voltage and rate of charging C₁ further increases due to the increasing reverse current in SCR₂. At t₃, SCR₂ begins to recover and the current through SCR₂ begins to decrease thus reducing the charging rate of C₁. C₂ begins to charge as soon as SCR₂ begins to regain its blocking ability. At time t₄ both SCR's are fully recovered so that the only current path is through the capacitors. This means that at time t4 the slopes of the voltage waveforms must be equal. From time t₄ on, the circuit behaves as a simple LRC circuit (C being a series combination of n discrete capacitors). Due to the difference in SCR recovery characteristics, the shunt capacitors when charged to peak voltage are not charged equally. The maximum difference in voltage is designated as ΔV_{max} . This ΔV_{max} can be simply represented by

$$\Delta V_{\text{max}} = \frac{\Delta Q_{\text{max}}}{C_{x}}$$

$$x = 1, 2, 3, \dots, n$$
(6.8)

For steady state reverse blocking the shunt resistors share voltage to the designed degree. In Figure 6.7, the voltage difference between the two shunt capacitors varies from ΔV_{max} at t_5 to that determined by the shunt resistors at some time later than t_5 . Assuming that the resistors share the steady state reverse voltage perfectly, ΔV after t_5 can be represented by:

$$\Delta V = \Delta V_{\text{max}} \epsilon - [t/R_s C]$$
(fine zero at t.) (6.9)

The worst combination of recovery characteristics for a series string of SCR's is with one fast recovery SCR and all the remaining ones being the slowest of that type. In this situation the peak voltages across the shunt capacitors are as follows:

$$V_{C} \text{ (fast SCR)} = (1/n_{s}) [E_{C} + (n_{s} - 1) \Delta V_{max}]$$

$$V_{C} \text{ (slow SCR)} = (1/n_{s}) (E_{C} - \Delta V_{max})$$
(6.10)

Using relationships (6.8) and (6.10) and setting V_C (fast SCR) = E_p

$$C \ge \frac{(n_s-1)\,\Delta Q_{max}}{n_s E_p - E_C} \eqno(6.11)$$
 One might say: "This relationship for C is fine but how do I find

One might say: "This relationship for C is fine but how do I find ΔQ_{max} for a given type of SCR"? Following is a table of typical spread of ΔQ for some General Electric SCR types.

SCR	Related Types	$\Delta \mathbf{Q}_{ ext{max}} \mu ext{Coulombs}$	
C35	C36, C37, C38, C40		
C137	C136	2	
C139	C144	1	
C140	C141	.5	
C150	C350	30	
C154	C155, C354, C355	18	
C158	C358	22	
C180	C380	45	
C185	C385	20	
C280	C281, C282, C283, C284	400	
C290	C291, C600	340	
C398	C387, C388, C397	40	
C501	C601	400	
C602	ALLE TO THE PROPERTY AND THE PROPERTY OF THE PARTY OF THE	400	

TABLE 6.1 TYPICAL RECOVERY CHARGE DIFFERENCE $T_J = 125^{\circ}C \text{ di/dt} = 10A/\mu \text{s}$

The reverse recovery charge is a function of both the device design characteristics and the circuit commutation conditions. By varying the commutation conditions, such as the magnitude of forward conduction current, circuit inductance and the device junction temperature, the recovery charge will vary accordingly. The values for ΔQ shown in Table 6.1 are for rated forward current at rated maximum junction temperature and a rate of reverse current of $10~\text{A}/\mu\text{second}$. For detailed information other than specified, the reader is advised to refer to the individual SCR data sheets. The corresponding data sheet numbers are listed in Chapter 22.

Note that up to this point we have talked about voltages across the capacitors and tacitly assumed that such voltages are those on the SCR's. In practice this is usually not true. As shown in Figure 6.8 a certain amount of stray inductance is found in the physical capacitor-SCR loop.




FIGURE 6.8 STRAY INDUCTANCE OF SCR-CAPACITOR LOOP

During the period t_f (Figure 6.8), current is changing in such a fashion as to set up a voltage in the stray inductance as shown. Realizing that this inductance is composed of wiring inductance, capacitor inductance and that inherent in the SCR, it is not hard to visualize, say, 1 μ h in the loop. The induced voltage as shown represents additional reverse voltage to the SCR. During t_f the current can be changing at the rate of 200 amperes per microsecond when the commutation conditions are severe. This (with 1 μ h) would mean an additional 200 volts reverse to the SCR. It cannot be overemphasized that the inductance of the capacitor-SCR loop should be held to as low a value as possible. For this reason GE extended foil capacitors are suggested.

Since the shunt capacitors discharge through the SCR's during turn-on, it is necessary to insert a small amount of resistance in series with each capacitor. The value of the resistance is chosen to limit the discharge current within the turn-on current limit of the SCR. Usually, the required value of resistance will fall between 5 and 50 ohms. In addition to limiting capacitor discharge current, high frequency oscillations due to interaction between the capacitors and circuit inductance are suppressed. It must be remembered that, although the damping resistance must be large enough to limit turn-on current and di/dt, it must not be so large that it either destroys the effect of the shunt capacitors or establishes an excessively high voltage during flow of reverse recovery current through it.

The value of this resistance can be estimated by the following formula:


 $R_{\rm D} = K \text{ C/L} \tag{6.12}$

where K is a function of allowed overvoltage and circuit parameters³ typical value is in the range of 1.25 to 1.5.


Methods of designing and selecting the proper damping resistor are discussed in Chapter 16.

6.1.2.3 Other Voltage Equalizing Arrangements

The arrangement of Figure 6.3 provides voltage sharing under all conditions of forward and reverse blocking. In applications where the increase in blocking losses due to current through the equalizing resistors must be avoided, as in SCR radar modulator switches, voltage sharing may be successfully accomplished by replacing each shunt equalizing network with a silicon controlled avalanche rectifier as shown in Figure 6.9(a). When maximum avalanche voltage is chosen correctly, total forward blocking current through the circuit need be only slightly higher than the maximum blocking current of the worst SCR. Maximum avalanche voltage of the shunt rectifier should be equal to, or slightly below, the SCR forward breakover voltage specifi-



VOLTAGE SHARING UNDER FORWARD BLOCKING. NO REVERSE BLOCKING CAPABILITY



VCLTAGE SHARING UNDER BOTH FORWARD AND REVERSE BLOCKING

VOLTAGE SHARING UNDER FORWARD BLOCKING.
REVERSE BLOCKING BUT NO PROVISION FOR
REVERSE SHARING

(c)




FIGURE 6.9 SERIES EQUALIZING USING CONTROLLED AVALANCHE RECTIFIER AND METAL-OXIDE VARISTORS

cation. Minimum avalanche voltage must be higher than $E_{\rm m}/n_{\rm s}$ when measured at the controlled avalanche rectifier's minimum operating temperature. To provide optimum equalization it is desirable to have as narrow a tolerance as possible on the avalanche voltage of the shunt rectifier. Where a series string has to block appreciable reverse as well as forward voltage, inverse series controlled avalanche rectifiers may be substituted for the single units (see Figure 6.9(b)). In cases where reverse blocking requirements are not severe, some reverse blocking ability can be obtained using controlled avalanche rectifiers and conventional silicon rectifiers arranged as in Figure 6.9(c).

Figure 6.9(d) shows the shunt equalizing network utilizing a GE-MOVTM which provides a sharp voltage clip in both forward and reverse directions. The MOVTM functionally replaces two series connected avalanche diodes. Refer to Chapter 16 for more information regarding

the GE-MOV™.

6.1.3 Triggering Series Operated SCR's

There are two primary methods in common use for triggering series SCR's, namely:

1. Simultaneous triggering

Slave triggering whereby one "master" SCR is triggered, and as its forward blocking voltage begins to collapse, a gate signal

is thereby applied to the "slave" SCR.

Simultaneous triggering of all SCR gates is the preferred method. Slave triggering, while it is a unique way to provide gate isolation, produces some time delay between master and slave. Fortunately the capacitors used for voltage equalization during the reverse recovery period also limit the forward voltage rise. As long as the shunt capacitance is sufficient to limit forward voltage within the PFV ratings of the SCR's until all SCR's are "on," slave triggering can be reliably employed. The designer is cautioned to observe gate drive requirements of the SCR when employing slave triggering, particularly if switching into a fast rising anode current.

6.1.3.1 Simultaneous Triggering Via Pulse Transformer

When using pulse transformers particular attention should be given to the insulation between windings. This insulation must be able

to support at least the peak of the supply voltage.

Triggering requirements may differ quite widely between individual SCR's. To prevent a cell with a low impedance gate characteristic from shunting the trigger signal away from a cell with a high impedance gate characteristic, resistance should be inserted in each gate lead, or impedance built into the transformer via leakage reactance, as shown by $R_{\rm r}$ in Figure 6.10.

Where the total energy available to trigger is limited, as may well be the case in a pulse triggering arrangement, it is preferable to replace these resistors with capacitors in series with each gate lead. Series capacitors tend to equalize the charge coupled to each SCR gate during trigger pulses, thus reducing the effects of unequal loading without




FIGURE 6.10 SIMULTANEOUS TRIGGERING OF SERIES CONNECTED SCR'S VIA

additional energy dissipation. When capacitors are used in this manner a resistor, $R_{\rm gk}$, should be connected from gate to cathode of each SCR to provide a discharge path for the capacitor. The circuit must be able to pass a fast rise time pulse, preferably less than 1 μ second.

It must be emphasized again that marginal triggering is discouraged. Most SCR specification sheets today show a preferred triggering area on the gate characteristics curve. Particularly when switching into high currents, operation below this preferred area can be disastrous.

6.1.3.2 Simultaneous Triggering by Means of Light

Figure 6.11 shows an approach whereby simultaneous triggering of series connected SCR's is achieved by triggering LASCR's in the gate circuit of each SCR. This method of triggering provides the required gate isolation along with simultaneous turn-on when a single light source is used to turn on all LASCR's. The series combination of R₁ and R2 is made equal to the required shunt resistance R8. R2 is made fairly small compared to R₁ so that low voltage LASCR's can be employed. The R₁C₁ time constant must be made sufficiently small so that C₁ is fully charged to the voltage dictated by R₂ at turn-on. Resistor R₄ limits the peak gate current. A useful trigger circuit (for LASCR's) employing Xenon flashtubes is shown in Figure 6.12. The circuit as shown operates well in the 60-400 Hz frequency range. The unijunction transistor relaxation oscillator provides alternate trigger pulses to the two C5 SCR's. As the C5 SCR's turn-on, the .22 uf capacitors discharge into the primaries of the high voltage trigger transformers thus providing approximately a 6 KV pulse at the flashtube. As the Xenon is ionized by this high voltage pulse the flashtubes conduct and emit a pulse of light. Refer to Chapter 14 for more detailed discussion of LASCR's and light couplers.




FIGURE 6.11 TRIGGERING OF SERIES CONNECTED SCR'S WITH LIGHT




FIGURE 6.12 TRIGGER CIRCUIT FOR LIGHT TRIGGERING OF SERIES SCR'S

6.1.3.3 Slave Triggering for Series SCR's

Slave triggering is a technique for obtaining turn-on of more than one SCR by applying a trigger signal to only one SCR.^{8,9} This approach, although a simple one to implement, has a rather serious limitation. Rather than simultaneous turn-on, one obtains staggered triggering so that total turn-on-time can be many times that of a single SCR. After the first few SCR's of a series string turn-on, the forward blocking voltage intended for the entire string must be supported by those units which have not yet switched. If the forward voltage to any one SCR exceeds its PFV rating, permanent damage to the SCR may result. The use of shunt capacitors tends to limit the rate of rise of forward voltage on the later SCR's to switch.

Figure 6.13 illustrates a slave triggering technique. A voltage equalizing network as previously described is connected across the cells. Only SCR_1 is directly triggered by the pulse source. The gate of SCR_2 is triggered by the surge of discharge current from capacitor C_1 when the voltage across SCR_1 decreases abruptly as it switches into conduction. Since the capacitor-resistor shunts, in conjunction with the SCR's present a balanced bridge to the zener, the triggering circuit to the SCR's is essentially insensitive to ordinary cyclical variations and transients from the supply voltage. In many cases the equalization network, optimized according to the procedure described earlier, will supply the required gate current to trigger. Rectifiers CR_2 and CR_3 can be paralleled with the damping resistors to inhibit triggering from dv/dt of the line voltage.




FIGURE 6.13 SERIES OPERATION OF SCR'S USING SLAVE TRIGGERING

The minimum capacitance required to supply sufficient gate current to trigger under all conditions is given by:

$$C_1 \ge \frac{10}{R_G + \frac{V_{GT(max)}}{I_{GT(max)}}} \quad \mu \text{ fd}$$

$$(6.13)$$

and

$$R_{G} = \frac{(V_{z}/2.7) - V_{GT(max)}}{I_{GT(max)}} \text{ ohms}$$
 (6.14)

where $V_z = nominal zener breakdown voltage of CR₁ (volts)$

 $I_{GT(max)} = maximum$ gate current to trigger under any of the circuit's operating conditions (milliamps)

 $V_{\rm GT(max)}=$ maximum gate voltage to trigger at $I_{\rm GT(max)}$ (volts) It is necessary that points C and D of Figure 6.13 be as closely balanced as possible. This is to prevent the flow of current in the bridge due to normal cyclical and transient variations of the supply voltage. Depending on the direction of an unbalance, a positive gate current to SCR₂ can result from either a falling or rising supply voltage. The slave triggering technique of Figure 6.13 is expandable to more than two SCR's in series.

Figure 6.14 shows another method of slave triggering series connected SCR's. Capacitors $C_1,\ C_2\dots C_n$ serve a dual purpose in this configuration. First, they provide transient voltage equalization and secondly they provide the slave triggering current at turn-on. As SCR₁ is triggered by the master signal, it begins to discharge capacitor C_1 through the gate of SCR₂ thus triggering SCR₂. As SCR₂ turns on capacitor C_2 begins to discharge through the gate of SCR₃, and so on. Resistors $R_1,\ R_2\dots R_{n-1}$ limit the SCR gate currents. Inductor L limits the di/dt to SCR_n. Figure 6.15 shows what overvoltage can be expected at each SCR during the turn-on interval when employing slave triggering. Overvoltage as used here is a percentage of E_p .




FIGURE 6.14 SLAVE TRIGGERING OF SERIES CONNECTED SCR'S




FIGURE 6.15 SCR OVERVOLTAGE AT TURN-ON WHEN SLAVE TRIGGERED VS SCR POSITION IN STRING

6.1.3.4 The Triggering Pulse

For series operation it is imperative to operate the gate well beyond the locus of minimum triggering (see Figure 4.13) in order to obtain turn-on in the minimum possible time. In addition, the pulse should have a very steep rise (ideally about 100 nanoseconds). The width of the pulse should be sufficient to insure that the SCR will latch into conduction under all operating conditions. If anode current swings momentarily to zero during the conducting cycle, the gate pulse must be maintained over the entire conduction period. The amplitude of the gate pulse should be the maximum permissible within the average and peak gate power dissipation ratings of the SCR.

6.2 PARALLEL OPERATION OF SCR's

When the demands for current handling capability to achieve load current requirements plus additional margins for overload and reliability purposes exceed the capability of the largest single SCR's presently available with the desired characteristics, the practice of paralleling SCR's becomes essential. The main consideration for operating SCR's in parallel is the equalization of forward conduction current through the parallel paths during both steady and dynamic states. When paralleling low resistance elements, variation in the magnetic flux linked by the parallel circuit can often be the most significant cause of unequal current balance. In SCR circuits, this general situation is further aggravated by any non-uniformity between SCR's forward

characteristics. Unequal current sharing can lead to a marked increase in the junction temperature of SCR's that are carrying a disproportionately large share of the total current. The temperature variation may further accentuate the characteristic differences, thus resulting in a thermal runaway condition.

6.2.1 SCR Transient Turn-On Behavior

Without considering external balancing, when paralleling cells the degree of success one obtains is limited by the degree of control the device designer is able to achieve on two key turn-on characteristics: 10 delay time, $t_{\rm d}$, and the minimum turn-on voltage, $V_{\rm on}$. The delay time can be interpreted as the time between application of gate signal and the actual turn-on of the SCR. The minimum turn-on voltage, sometimes referred to as the "finger" voltage, is the minimum forward anode voltage at which an SCR can be successfully turned-on with a trigger signal of sufficient magnitude. Differences in delay times can result in voltage unbalance during turn-on. Differences in finger voltages may prohibit the SCR with highest turn-on voltages to trigger. Figure 6.16 shows a hypothetical E-I curve for two SCR's with different finger voltages.





FIGURE 6.16 STATIC SCR GATE TURN-ON BEHAVIOR

Obviously, if SCR₁ is connected directly in parallel with SCR₂ having identical characteristics, SCR₂ will never turn-on in applications requiring zero voltage triggering. When SCR₁ is switched on, the anode voltage of SCR₂ would be that of the on-state voltage of SCR₁, and consequently it will never equal or exceed the minimum required anode voltage to fire SCR₂ even if the width of the trigger pulse is greater than the delay time of the SCR. (Trigger requirements for parallel operation will be discussed in Section 6.3.5.)

Therefore, it is essential that in direct paralleling of SCR's, the forward characteristics of each and every cell must be properly matched.

Figure 6.17 shows the direction and roughly the magnitude of change in delay time vs gate current and junction temperature.



SHORT CIRCUIT GATE CURRENT-AMPERES




FIGURE 6.17 NORMALIZED DELAY TIME VS GATE CIRCUIT CURRENT & NORMALIZED DELAY TIME VS JUNCTION TEMPERATURE

Delay time has a negative coefficient with gate drive, temperature and switching voltage which can vary widely between types of SCR's. For SCR's exhibiting a strong dependence of switching voltage with delay time, direct paralleling of cells is fraught with danger. If two cells are connected in direct parallel with different delay times and if the switching voltage is low, the SCR with longer delay time may never be turned on. With sufficient switching voltage and trigger pulse wider than the delay time of the slow cell, even if turn-on of both cells is ensured, the turn-on current may not be shared as intended. In order to achieve the proper current sharing, certain remedial measures must be carefully undertaken. We shall discuss a few selected methods as listed below.

- Direct paralleling using SCR's with matched forward characteristics.
- External forced current sharing using SCR's with unmatched forward characteristics.

6.2.2 Direct Paralleling Using SCR's With Unmatched Forward Characteristics and No Sharing Networks

When forced current sharing is not employed, particular care must be taken to assure that impedance in series with each individual parallel path is maintained as nearly equal as possible. Wiring and connections should be uniform in all respects. The tendency for current to crowd to the outer branches or paths of a parallel network due to reactive effects is of particular significance at higher frequencies, and during the switching interval at the beginning and end of each conduction period. Mutual and self-inductance in series with each parallel path should be equalized where this phenomenon poses a problem.¹¹

For direct parallel operation, SCR's with low and uniform turn-on voltages, closely matched forward E-I characteristics, and short delay times are desirable. Figures 6.18 and 6.19 illustrate the delay time and turn-on voltage spread of the C501 respectively.




FIGURE 6.18 DELAY TIME VS OFF-STATE VOLTAGE




FIGURE 6.19 TURN-ON VOLTAGE
DISTRIBUTION

Figure 6.20 is the on-state E-I characteristic curve of the C501. Similar uniform characteristics exist for the C600, C601 and C602 series.




FIGURE 6.20 C501 FORWARD CONDUCTION CHARACTERISTICS

Use of factory assembled paralled cell heat exchangers provide for a high degree of uniformity in thermal and electrical parameters. A secondary benefit is minimum heat exchanger package size. For operation at maximum current levels water cooling is recommended.

Determination of derating factors using C501 SCR's will be undertaken using a design example with the G5 liquid cooled post as the heat exchanger. It is the basic building block of the G4 and G7 exchangers which allow direct paralleling, water cooling of 3 and 2 SCR's respectively.

Assume we have a three phase waveform. What average current can two unmatched C501 type SCR's handle? Begin by assuming that the SCR with the lowest $\rm V_T$ (call this device $\rm SCR_1$) will be allowed to run at maximum rated junction temperature and nominal RMS current. For the type C501 SCR this is 125°C and 850 amperes respectively. For three phase operation we shall assume a rectangular current waveshape of 0.333 duty cycle. The RMS value for a rectangular waveshape is given by the following relationship

 $I_{RMS} = I_{PK} \sqrt{Duty Cycle}$

For the type C501 SCR in a three phase circuit:

$$850 = I_{PK} \cdot \sqrt{0.333}$$

$$I_{\rm PK} = 1470 \ {\rm amperes}$$




FIGURE 6.21 EXPANDED ON-STATE CHARACTERISTICS TYPE C501 SCR

During the "on" portion of the cycle, SCR_1 may conduct 1470 amperes. Remember that SCR_1 takes a disproportionate share of the total current. This is the SCR with the lowest on-state voltage drop at a given current and temperature among the SCR's of that type connected in parallel. SCR_1 is represented by the curve designated "min $(T_j = 125^{\circ}C)$ " in Figure 6.21. From this curve we may calculate the power dissipation in SCR_1 when conducting at maximum allowable junction temperature.

$$P_{\text{diss(SCR_1)}} = (I_{PK}) V_T \text{ (Duty Cycle)}$$

= (1470) (1.55) (0.333) = 760 watts

The problem now is to find how little current other SCR's in the cluster will conduct. As we have seen the on-state drop across the parallel combination must go no higher than that permitted by SCR_1 when conducting maximum RMS current at maximum rated junction temperature. For our assumed example this was 1.55 volts, Note now that two maximum on-state voltage drop curves are shown in Figure 6.21; one at $T_j = 125$ °C and one at $T_j = 25$ °C. With SCR_1 running at maximum rated junction temperature it follows that high-on-state drop units will be running at considerably cooler junction temperatures since they are conducting less current and hence dissipating less power.

It is seen that the lower the junction temperature the less the current conducted at the on-state voltage drop determined by SCR_1 . Naturally, use of the $T_j=25^{\circ}C$ curve will give an ultraconservative estimate of the mismatch between units. Conversely, use of the $T_j=125^{\circ}C$ curve is inappropriate since it makes the degree of mismatch look better than it really may be. We must estimate at what temperature the junction of this device is operating and then check our estimate.

Assume, as an arbitrary starting point, that $T_j=100^\circ C$. Find the point (Figure 6.21) where $V_F=1.55$ and is 25% of the way between the $T_j=125^\circ C$ and $T_j=25^\circ C$. We see that this occurs at a current of 1060 amps,

First we calculate at what temperature we must hold the water of the heat exchanger on which the SCR's are mounted. This is done from a knowledge of the power dissipated in SCR₁ and the maximum thermal resistance from junction to water. In order to find the lowest temperature at which the heat exchanger water must be held, we use maximum thermal resistance $R_{\Theta JA}$. For SCR type C501 mounted in the C5 heat exchanger post configuration

 $\begin{array}{l} R_{\theta JA\,(3\phi)} = .085^{\circ} C/watt \; (maximum) \\ J - Junction \\ A - Ambient \; Water \\ T_j - T_A = [P_{\mathrm{diss}\,(\mathrm{SCR})\,1}] \times [\theta_{\mathrm{JA}\,(3\phi)}] \\ 125^{\circ} C - T_A = 760 \; (0.085) \\ T_A = 125^{\circ} C - 65^{\circ} C \\ = 60^{\circ} C \end{array}$

We see immediately that the junction temperature of SCR_2 will be higher than 60°C. We are interested in finding the lowest temperature any type C501 SCR will run.

The power dissipation in SCR_2 is $P_{diss(SCR_2)} = (1060) (1.55) (0.333)$ = 548 watts

In order to get the lowest probable junction temperature we must use minimum thermal resistances. Usually, minimum thermal resistances are not given on specification sheets. For the type C501 SCR mounted on a G5 post exchanger the following thermal resistance may be considered as a minimum value.

 $\Theta_{\mathrm{JA}(3\phi)} = 0.08^{\circ}\mathrm{C/watt}$

We can now compute the junction temperature of SCR₂.

$$\begin{array}{l} T_{\rm j} - T_{\rm A} = P_{\rm diss\,(SCR_2)} \times (\Theta_{\rm JC\,(3\phi)} \; (\rm min)\,) \\ T_{\rm j} - 60\,^{\circ}{\rm C} = 548 \times 0.08 \\ = 44 \\ T_{\rm j} = 104\,^{\circ}{\rm C} \end{array}$$

We see now that our first guess of $T_{\rm j}=100^{\circ} C$ was a pretty good one and no further calculation is necessary. Naturally if our assumption did not correlate with the answer, a new assumption and interpolation would be necessary.

We can now formulate a general relationship for the maximum three phase average current that a parallel group of standard C501 SCR's can handle.

$$I_{AV(max)} = \frac{1470 + (n_p - 1)1060}{3}$$
 (6.17)

where $n_p = number of C501 SCR's in parallel$

If it is found that heat exchanger water temperature cannot be held at 60° C, then full current capability of SCR_1 cannot be realized. One must start with water temperature and adjust average current in SCR_1 to maintain junction temperature at $+125^{\circ}$ C.

It can be seen that in our example we have derated current 14% for parallel operation of two unmatched C501 SCR's. Section 6.2.3

defines "% parallel current derating."

If we had assumed single phase current rather than three-phase, the approach would be quite similar. Using the peak current in SCR₁, peak power is obtained from the "min ($T_j = 125^{\circ}$ C)" curve. For 180° half sine wave conduction, average power dissipation is given by the following empirical relationship:

$$P_{ave} = (0.286) P_{pk} \tag{6.18}$$

The remainder of the calculation follows that outlined for the

three phase example.

Note that all calculations have been made assuming the SCR's to be in full conduction. With a constant impedance load, if you are operating within SCR rating at full conduction, you will remain within rating as conduction angle is decreased. However, with a variable impedance load, particularly back EMF loads, required current at maximum retard angle is used to choose the proper SCR. Assuming operation at maximum allowable RMS current at 120° conduction angle, the average power dissipation is about 15% less than that at 180° conduction angle and full RMS rating. When phasing back to less than 120° conduction angle, average power dissipation decreases about 12-15% more for every additional 30° of retard down to 30° conduction angle. These rules-of-thumb are used to determine power dissipation in the one low-forward-voltage-drop cell for which the specification sheet rating curves do not apply. For all other cells (high-forward-voltage-drop units) the specification sheet curves apply.

6.2.3 Use of SCR's With Matched Forward Characteristics

As we have seen from Figures 6.20 and 6.21, the range of forward characteristics for a given SCR production line can be quite wide. If we define percent derating for parallel operation as follows

% Parallel Derating =
$$\left(1 - \frac{I_T}{n_p I_M}\right) \times 100\%$$
 (6.19)

where $I_T = Total$ required load current through parallel arrangement

 $I_M = Maximum$ allowable current for a single cell operating alone

 $n_p = Number of cells in parallel$

then we see that in our previous example of Section 6.2.2, 14% derating was required when operating two standard cells in parallel

$$\left(1 - \frac{1470 + 1060}{2 \times 1470}\right) \times 100\% = 14\%$$

In order to allow for less derating, General Electric supplies C501 type SCR's with matched characteristics. The matching is quantified by specifying a maximum on-state voltage spread or band. Figure 6.22 gives the relationship between band width, in millivolts at 1500 amps and 125°C, $T_{\rm j}$, and % parallel current derating.




FIGURE 6.22 % PARALLEL CURRENT DERATING FACTOR FOR THE C501 SCR, FACTORY MOUNTED

The procedure for designing parallel arrangements with matched SCR's is quite similar to that outlined in Section 6.22 with the following possible exception. Since little derating usually accompanies the use of matched cells, all cells are operating near maximum rated junction temperature. As such the $\rm T_j = 125^{\circ}C$ forward characteristics can usually be used exclusively with very little error.

Figures 6.23 and 6.24 show two factory mounted liquid cooled heat exchanger assemblies available from General Electric with or without matched cells.



FIGURE 6.23 TWO C501'S IN PARALLEL MOUNTED IN A G-7 HEAT EXCHANGER




FIGURE 6.24 THREE C501'S IN PARALLEL MOUNTED IN A G-4 HEAT EXCHANGER

6.2.4 External Forced Current Sharing

If less than approximately 10% current derating is required when paralleling SCR's with unmatched forward characteristics, external forced sharing is required. Returning to our example of Section 6.2.2 we found that SCR₁ carried an average current of 490 amperes and SCR₂ carried 353 amperes giving a total capability of 843 amperes.

The maximum average capability of one cell is 490 amperes; it follows that with varying degrees of forced current sharing, one could approach about 950 average amperes for two cells in parallel. Let's see how we go about designing such an arrangement. Figure 6.25 shows such an arrangement. Let's assume we want to force share just enough to allow 950 amperes of 3 phase average current.




FIGURE 6.25 PARALLEL OPERATION OF SCR'S WITH FORCED SHARING

At $\frac{1}{2}$ duty factor (three-phase operation) the current through the pair during the "on" portion of the cycle must be 2850 amperes. With 1500 amperes allowed in SCR₁, SCR₂ must handle 1350 amperes. Reading on-voltage from Figure 6.21, the relationship $V_1 + V_3 = V_2 + V_4$ can be solved.

$$V_1 + V_3 = V_2 + V_4$$
 (6.19)
 $1.56 + 1500 Z = 1.71 + 1350 Z$

 $Z = 1.0 \times 10^{-3} \text{ Ohms}$

If resistors are used to effect the sharing, they will indeed be effective, but necessarily inefficient. In this example, the 1.0 milliohm resistor in series with SCR_1 will dissipate 250 watts.

Current sharing with reactors is a more efficient method than with resistors. 12 Figure 6.26 shows a 1:1 ratio reactor in bucking connection for two SCR's in parallel operation.




FIGURE 6.26 EXTERNAL FORCED CURRENT SHARING WITH PARALLEL REACTORS

If the current through SCR_1 tends to increase above the current through SCR_2 , a counter EMF will be induced proportional to the

unbalanced current and tends to reduce the current through SCR_1 . At the same instant, a boosting voltage is induced in series with SCR_2 increasing the current flow through the cell. When two matched cells are used, the magnetic flux balance each other and the core becomes unnecessary. The most important magnetic requirements of such a reactor are high saturation and low residual flux densities in order to provide as great a change in total flux each cycle as possible. An effectively designed balancing reactor will produce a peak voltage equal to the maximum overvoltage deviation of the two cells throughout the entire conduction period without saturating. In a single phase circuit the paralleling reactor should be able to support $\frac{\Delta V}{2f}$ volt-second without saturation where

f = supply frequency, Hz

 $\Delta V = \text{maximum}$ on-state voltage mismatch between two SCR's

In a conservative estimation, ΔV equals .5 volt at peak load current. Figure 6.27 and 6.28 illustrate how equalizing reactors can be used in paralleling odd and even numbers of SCR's.¹³ These arrangements may be physically cumbersome and relatively expensive, but they are highly reliable when continuous operation under partial fault conditions must be provided.




FIGURE 6.27 THREE SCR'S IN PARALLEL CONNECTION




FIGURE 6.28 FOUR SCR'S IN PARALLEL CONNECTION

6.3 Triggering of Parallel Connected SCR's

If parallel SCR's are triggered from a common source, which is an essential requirement when switching high currents to large resistive or capacitive loads, each cell must be supplied with sufficient drive to exceed its own specific triggering needs. As previously pointed out, triggering requirements may differ quite widely between individual SCR's, whether or not units are parallel matched. As such the suggestions of Section 6.1.3 apply. In addition, it is necessary to drive the gate hard, regardless of the structure and sensitivity of the gate, commensurate with the peak and average gate power dissipation ratings in order to insure fast turn-on. This will help the SCR's to share the switching duty.

At low values of anode current the forward voltage-current characteristic changes from a positive to a negative resistance as current is reduced to the holding current. Below this value, the SCR will turn off by reverting to the forward blocking state. This transition point between positive and negative resistance is represented by the valley indicated in Figure 6.29, i.e., the current at which minimum forward voltage drop occurs. It is very difficult to match SCR's satisfactorily




FIGURE 6.29 ANODE VOLTAGE-CURRENT RELATIONSHIP OF SCR'S WITH MATCHED FORWARD CHARACTERISTICS

for identical characteristics in this region, particularly over wide ranges of temperature. This poses no problem when the gate signal is supplied to the parallel SCR's throughout the anode conduction period, since any instability in current-sharing or a tendency of one SCR to turn off will not overheat the other device(s) in parallel because of the low current level in the region of the valley. As long as gate current is maintained, an SCR with a tendency to turn off at low anode current levels will switch into conduction again as soon as the total load current moves out of this valley area. It will thus assume its share of the load before overloading on its partner can occur. When a pulse type of gate signal is employed for triggering paralleled SCR's, instability may be encountered at low anode current levels which may have serious consequences if high levels of current follow. Pulsed gate signals are typical of unifunction transistor triggering circuits and some types of saturable reactor triggering schemes. Unless the total load current has reached a sufficiently high level to keep all of the parallel cells above the valley point by the time the gate pulse is removed, a cells such as A in Figure 6.29 will turn off. In the absence of any further gate signal, it will remain in the non-conducting state through the remainder of that cycle, thus failing to carry its share of the load. This phenomenon is likely to occur when operating at very large conduction angles in phase controlled AC circuits and when triggering from reactive lines or into inductive loads where the buildup of load current to normal levels is restrained by the inductive effect.

For the above reasons use of a maintained gate signal is recommended for triggering parallel SCR's whenever possible.¹⁴

REFERENCES

- "The Rating of SCR's When Switching Into High Currents," Neville Mapham, IEEE Transactions Paper 63-1091.
- "Overcoming Turn-On Effects in Silicon Controlled Rectifiers," Neville Mapham, Electronics, August 17, 1962.
- "Behavior of Power Semiconductor Devices Under Transient Conditions in Power Circuits," I. Somos and D. E. Piccone, IEEE Conference Record, Industrial Static Power Conversion, November 1965.
- "Switching Characteristics of Power Controlled Rectifiers Turn-Off Action and dv/dt Self Switching," I. Somos, IEEE Transactions of Communications and Electronics, Vol. 83, No. 75, November 1964.
- "The Calculation of Turn-On Overvoltages in High Voltage DC Thyristor Valve," G. Karady and T. Gilsig, IEEE Winter Power Meeting, February 1971, Paper No. 71TP179-PWR.
- "Application of Thyristors to High Voltage Direct Current Power Transmission – Sequential Firing," J. L. Hay and K. R. Naik, IEEE Conference Publication No. 53, Part I – Power Thyristors and Their Applications, June 1969.
- "The Light Activated SCR," E. K. Howell, Application Note 200.34, General Electric Company, Auburn, N. Y.
- "A 20 KVA DC Switch Employing Slave Control of Series Operated Gate Controlled Switches," J. W. Motto, WESCON CP 64-9.1.
- "The Gate Cathode Connection for Controlled Rectifier Stacks,"
 R. A. Zakarevicius, Proceedings of IEEE, October 1964.
- "Development in SCR's and Diodes for Power Control Circuits,"
 F. B. Golden, Seminar Note 671.15, General Electric Company, Auburn, N. Y.
- 11. "Operation of Unmatched Rectifier Diodes in Parallel Without Artificial Balancing Means," A. Ludbrook, IEEE CP 63-1169.
- "Current Balancing Reactors for Semiconductor Rectifiers," I. K. Dortort, AIEE TP 59-219.
- 13. "Parallel Operation of Silicon Rectifier Diodes," G. T. Tobisch,
 Mullard Technical Communications, Vol. 8, No. 73, October 1964.
- 14. "Phase Control of SCR's With Transformer and Other Inductive AC Loads," F. W. Gutzwiller and J. D. Meng, Application Note 200.31, General Electric Company, Auburn, N. Y.

NOTES MOTES

7.1 DESCRIPTION

"TRIAC" is an acronym that has been coined to identify the triode (three-electrode) AC semiconductor switch which is triggered into conduction by a gate signal in a manner similar to the action of an SCR. The triac, generically called a Bidirectional Triode Thyristor, first developed by General Electric (patent No. 3,275,909 and others applied for), differs from the SCR in that it can conduct in both directions of current flow in response to a positive or negative gate signal.

The primary objective underlying development of the triac was to provide a means for producing improved controls for AC power. The use of SCR's has proven the technical feasibility and benefits of the basic functions of solid-state switching and phase-control. In many cases, however, use of these functions has been limited by cost, size, complexity, or reliability. The triac development was based upon a continuing study of various ways for improving overall feasibility of the basic functions, including evaluation of circuits and components. To this end, the development appears to have been notably successful, particularly in the most simple functions.

At this time triacs are available from General Electric in current ratings up to 40 amperes and voltages to 600 volts. These devices are available in four different packages as shown in Figure 7.1. Triacs are rated for both 50-60 Hz and 400 Hz. For abbreviated specifications of these devices see Chapter 22.



FIGURE 7.1 TRIAC PACKAGES

7.1.1 Main Terminal Characteristics

The basic triac structure is shown in Figure 7.2(a). The region directly between terminal $\mathrm{MT_1}$ and terminal $\mathrm{MT_2}$ is a p-n-p-n switch in parallel with an n-p-n-p switch. The gate region is a more complex arrangement which may be considered to operate in any one of four modes: direct gate of normal SCR; junction gate of normal SCR; remote gate of complementary SCR with positive gate drive; and remote gate of complementary SCR with negative gate drive. For more detailed explanation of triac operation, see Section 7.2.

Figure 7.2 also shows the triac symbol, oriented in proper relationship to the structure diagram. Note that the symbol, although not fully definitive, is composed of the popularly accepted SCR symbol, combined with the complementary SCR symbol. Since the terms "anode" and "cathode" are not applicable to the triac, connections are simply designated by number. Terminal MT₁ is the reference point for measurement of voltages and currents at the gate terminal and at terminal MT₂.




FIGURE 7.2 THE TRIAC: (A) SIMPLIFIED PELLET STRUCTURE. (B) CIRCUIT SYMBOL

The AC volt-ampere characteristic of the triac, Figure 7.3, is based on terminal MT₁ as the reference point. The first quadrant, Q-I, is the region wherein MT₂ is positive with respect to MT₁ and vice versa for Q-III. The breakover voltage, V_(BO), in either quadrant (with no gate signal) must be higher than the peak of the normal AC waveform applied in order to retain control by the gate. A gate current of specified amplitude of either polarity will trigger the triac into conduction in either quadrant, provided the applied voltage is less than $V_{(BO)}$. If $V_{(BO)}$ is exceeded, even transiently, the triac will switch to the conducting state and remain conducting until current drops below the "holding current," IH. This action provides inherent immunity for the triac from excessive transient voltages and generally eliminates the need for auxiliary protective devices. In some applications the turning on of the triac by a transient could have undesirable or hazardous results on the circuit being controlled, in which case transient suppression is required to prevent turn-on, even though the triac itself is not damaged by transients.




FIGURE 7.3 AC VOLT-AMPERE CHARACTERISTIC OF THE TRIAC

Triac current ratings are based on maximum junction temperature, similar to SCR's. The current rating is determined by conduction drop, i.e., power dissipation, and thermal resistance junction to case, and is predicated on proper heatsinking. If the case temperature is allowed to go above its rated value, as determined from the specification sheet, the triac can no longer be guaranteed to block its rated voltage, or to reliably turn off when main terminal current goes through zero. For more details on current ratings of SCR's and triacs, see Chapter 3. For information on proper heatsink design, see Chapter 18.

For inductive loads, the phase-shift between line current and line voltage means that at the time that current drops to the $I_{\rm H}$ value and the triac changes to the non-conducting state, a certain line voltage exists which must then appear across the triac. If this voltage appears too rapidly, the triac will immediately resume conduction. In order to achieve proper commutation with certain inductive loads, the dv/dt must be limited by a series RC circuit in parallel with the triac, or current, voltage, phase-shift, or junction temperature reduced. For further information on the use of triacs with inductive loads, see Section 7.1.4.

7.1.2 Gate Triggering Characteristics

Since the triac may be triggered with low energy positive or negative gate current in both the first and third quadrants, the circuit designer has a wide latitude for selection of the control means. Triggering can be obtained from DC, rectified AC, AC, or pulse sources such as unijunction transistors, neon lamps, and switching diodes such as the ST-2 "diac," the silicon bilateral switch (SBS), and the asymmetrical trigger switch (ST-4).

The triggering modes for the triac are:

MT2+, Gate+; I+; First quadrant, positive gate current and voltage.

MT2+, Gate-; I-; First quadrant, negative gate current and voltage.

MT2-, Gate +; III+; Third quadrant, positive gate current and voltage.

MT2-, Gate-; III-; Third quadrant, negative gate current and voltage.

The sensitivity of the triac, at present, is greatest in the I+ and III- modes, slightly lower in the I- mode, and much less sensitive in the III+ mode. The III+ mode should not be used, therefore, unless special circumstances dictate it. In such a case, triacs which have been specially selected for the application are available and should be specified.

The V-I characteristics of the triac gate shows a low non-linear impedance between gate and terminal MT₁. The characteristic is similar to a pair of diodes connected in a inverse parallel configuration. Since in any given mode this characteristic is similiar to an SCR gate, the gate requirements are rated exactly like SCR's. For details on gate trigger ratings, see Chapter 4.

7.1.3 Simplified Triac Theory

Four basic thyristor concepts provide a foundation for the theory of bidirectional thyristor operation. These concepts are:

a) The basic reverse blocking triode thyristor (or SCR)

See Section 1.4.

b) The shorted emitter thyristor See Section 1.5.

c) Junction gate thyristor




FIGURE 7.4 JUNCTION GATE THYRISTOR

Figure 7.4 shows a typical junction gate thyristor structure. Initially, gate current I_G forward biases the gate junction p_2 - n_3 of the auxiliary p_1 - n_1 - p_2 - n_3 structure, and this structure turns on in conventional p-n-p-n fashion. As p_1 - n_1 - p_2 - n_3 turns on, the voltage drop across it falls, and the *right hand section* of region p_2 moves towards anode potential. Since the *left hand section* of p_2 is clamped to cathode potential, a transverse voltage gradient now exists across p_2 , and current flows laterally through p_2 . As the right hand edge of p_2 - n_2 becomes forward biased, electrons are

injected at this point and the main structure turns on (compare this action to that of the shorted emitter structure).

d) Remote gate thyristor

A remote gate thyristor is one that can be triggered without an ohmic contact to either of its internal base regions. Figure 7.5 depicts a typical remote base structure.

The external gate current I_G causes p_1 - n_3 to become forward biased, and inject electrons as shown. These electrons diffuse through region p_1 and are collected by junction p_1 - n_1 . Note that junction p_1 - n_1 can still act as a collector even though it is forward biased,⁴ since the electric field associated with it is in the same




FIGURE 7.5 REMOTE GATE THYRISTOR

direction as it would be if p_1 - n_1 were reverse biased, as a "collector" normally is. The electrons from n_3 collected by p_1 - n_1 cause an increase of current across p_1 - n_1 , regeneration starts, and the structure turns on.

The salient features of the four devices just described can be combined into a single device—the "triac"—which can block voltage in either direction, conduct current in either direction, and be triggered on in either direction by positive or negative gate signals. Figure 7.6 is a pictorial view of a typical device. Operation is as follows:

a) Main terminal #2 positive, positive gate current

In this mode the triac behaves strictly like a conventional thyristor. Active parts are p_1 - n_1 - p_2 - n_2 .

b) Main terminal #2 positive, negative gate current

Operation is analogous to the junction gate thyristor. p_1 - n_1 - p_2 - n_2 is the main structure, with n_3 acting as the junction gate region.

c) Main terminal #2 negative, negative gate current

Remote gate mode. $p_2-n_1-p_1-n_4$ is the main structure, with junction p_2-n_3 injecting electrons which are collected by the p_2-n_1 junction.

d) Main terminal #2 negative, positive gate current

 p_2 - n_2 is forward biased and injects electrons which are collected by p_2 - n_1 . p_2 - n_1 becomes more forward biased. Current through the p_2 - n_1 - p_1 - n_4 portion increases and this section switches on. This mode, too, is also analogous to remote gate operation. Reference 1 gives a more detailed description of triac triggering.




FIGURE 7.6 TYPICAL TRIAC STRUCTURE

7.1.4 Commutation of Triacs

One important difference between use of a pair of SCR's and use of a triac in an A-C circuit is that with SCR's each SCR has an entire half cycle to turn off, while the triac must turn off during the brief instant while the load current is passing through zero. For resistive loads this is fairly simple to accomplish since the time available for the triac to turn-off extends from the time the device current drops below holding current until the reapplied voltage exceeds the value of line voltage required to allow latching current. With inductive loads the task of commutating the triac becomes more difficult.




FIGURE 7.7 INDUCTIVE LOAD WAVEFORMS

Figure 7.7 shows the triac voltage and current waveforms for a typical inductive load circuit. If we were to examine the waveforms at the current zero (i.e., at the turn-off point), a waveform such as Figure 7.8 would be found.




FIGURE 7.8 TRIAC CURRENT AND VOLTAGE AT COMMUTATION

It can be seen from the current waveform in Figure 7.8 that the recovery current is acting as a virtual gate current and trying to turn the device back on. In addition there is a component to the reverse current which is due to the junction capacitance and the reapplied dv/dt. This component directly adds to the recovery current but does not appear until the triac begins to block the opposite polarity.

Section 3.13 discusses the reverse recovery phenomenon in SCR's. As the rate of removal of current (—di/dt) decreases, the recovery current also decreases. This then implies that at lower di/dt's, higher reapplied dv/dt's are permissible for a given commutation capability.

An example of such a relationship is shown in Figure 7.9. If the dv/dt is above this value then additional protection circuits must be incorporated. The standard method is to use an R-C snubber such as R_1 , C_1 in Figure 7.7. The values of R_1 and C_1 are a function of the load, line voltage and triac used. For aid in the choice of R_1 and C_1 , Section 16.3 covers the subject in greater detail.




FIGURE 7.9 TYPICAL RATE OF REMOVAL OF CURRENT (di/dt) EFFECT UPON COMMUTATING dv/dt FOR SC60/61 TRIACS

7.1.5 Triac Thermal Resistances

(a) JEDEC Thermal Resistance (b) Triac Effective Thermal Resistance

On GE triac data sheets two different thermal resistance values are specified for the same device. This at first sounds impossible, but consider what these two numbers mean and why they're there.

1) JECEC Thermal Resistance

This thermal resistance specification, usually found in the Characteristics Table of GE Triac Spec Sheets, is a thermal characteristic specified by JEDEC for purposes of establishing device interchangeability. It is the value obtained by measuring the peak junction temperature rise, above the case reference point, produced by a unidirectional DC power being dissipated in the device. The conduction direction for which this thermal resistance

value applies is the one that yields the highest value, assuming that the thermal characteristic is not quite the same for both conduction directions.

2) Apparent Thermal Resistance

A triac is generally used in AC applications, and consequently, the JEDEC unidirectional thermal resistance value would yield a somewhat conservative device AC current rating when using it in the current maximum case temperature rating calculations. To overcome this, GE establishes an "apparent" thermal resistance value which when multiplied by the average power, produced by a full sinewave of current of specified frequency, yields the instantaneous junction temperature at the end of each half cycle of current conduction. The current rating is so established that this value of instantaneous junction temperature is the maximum rated value for the device. This assures that the device is ready to block full rated off-state voltage (within dv/dt limitations) following any half cycle current conduction interval.

This "apparent" thermal resistance of the triac can be represented by a "Y" model as shown in Figure 7.10(b). The branches of the Y ($R_{\Theta A}$, $R_{\Theta B}$) each represent the thermal resistance of approximately half of the silicon element (operation for one polarity of circuit current). The common leg of the Y represents the thermal resistance of the package base from the point of silicon element attachment to the reference point ($T_{\rm C}$). GE also establishes an apparent transient thermal impedance curve for use in AC overload current calculations. Again the average power produced by any given number of full cycles of AC current multiplied by the corresponding value of thermal impedance taken from the curve will yield the instantaneous junction temperature at the end of the appropriate half cycle current conduction interval.

7.2 USE OF THE TRIAC

The versatility of the triac and the simplicity of its use make it ideal for a wide variety of applications involving AC power control.

7.2.1 Static Switching

The use of the triac as a static switch in AC circuits gives many definite advantages over mechanical switching. It allows the control of relatively high currents with a very low power control source. Since the triac "latches" each half cycle, there is no contact bounce. Since the triac always opens at current zero, there is no arcing or transient voltage developed due to stored inductive energy in the load or power lines. In addition, there is a dramatic reduction in component count compared to other semiconductor static switches.

The most striking example of circuit simplification is seen in the elementary static switch shown in Figure 7.11(a). The glass-enclosed magnetic reed switch provides many million operations from a perma-

nent magnet or from a DC electromagnet "relay" coil. Since the contacts only handle current during the few microseconds required to trigger the triac, a wide variety of small switching elements may be used in place of the reed switch, such as relays, thermostats, pressure switches, and program/timer switches. In many cases, snap action of triggering contacts can be eliminated, thus reducing their cost as well. This circuit uses gate triggering modes MT2+, Gate+ and MT2-, Gate-. Figure 7.11(b) shows the use of a low current diode in series with the surge limiting resistor, and a three position switch, to obtain




FIGURE 7.11 STATIC AC SWITCHING APPLICATIONS OF THE TRIAC

a simple 3 position power control. In position one, there is no gate connection, and the power is off. In position two, gate current is allowed in one half cycle only, and the power in the load is half-wave. In position three, there is gate current for both half cycles, and the power is on full. As shown in Figure 7.11(c), the switch can be replaced by a transformer winding. This circuit makes use of the difference in primary impedance between the open circuit and shorted secondary cases. The resistance R is chosen to shunt the magnetizing current of the primary to ground. This circuit provides control with isolated low voltage contacts.

Resonant-reed relays have also been used with the triac in the circuit of Figure 7.11(a) to provide very sharp frequency-selective switching in response to coded audio input signals in multi-channel operations. At the lower frequencies some modulation of triggering

point results from beating with line frequency.

Other useful switching circuits are shown in Figure 7.12, showing DC and AC triggering for the triac. Switch S₁ may be replaced by a transistor which is controlled by a thermistor or a photocell, or other electrical signal as shown in Figure 7.13. The AC signal of Figure 7.12(b), could be 60 Hz if phased properly to trigger early in each half cycle of the supply wave. Higher frequencies, above 600 Hz, are also effective and reduce the size of T, but produce very slight irregularities in triggering point, which are usually negligible. Frequency selectivity may be obtained by tuning T or by use of other static or dynamic filter circuits for remote-control work or for tape-recorder programming of a system. In any case the trigger signal should be significantly ON or OFF since the trigger sensitivity of the triac is not quite uniform in both polarities or both quadrants and should not be used, therefore, as a threshold detector.

The transistor connections of Figure 7.13 are ideal for driving the triac, or an array of triacs, from a low level DC logic source. One example of this is illustrated by Figure 7.14 which shows two triacs being driven by a transistor flip-flop circuit in an AC power flasher arrangement.

For further informative details on static switching, see Chapter 8.




FIGURE 7.12 ELECTRICALLY ACTUATED AC STATIC SWITCHES




FIGURE 7.13 TRANSISTOR GATING CONTROL




FIGURE 7.14 A-C POWER FLASHER. TRIACS 1 AND 2 ALTERNATE THEIR ON-STATE AT A FREQUENCY DETERMINED BY THE SETTING OF R2

7.2.2 Firing With a Trigger Diode

Only four components are required to form the basic full wave triac phase control circuit shown in Figure 7.15. Adjustable resistor R_1 and capacitor C_1 are a single-element phase-shift network. When

the voltage across C_1 reaches breakover voltage, $V_{\rm (BO)}$, of the diac, a bi-directional trigger diode, C_1 is partially discharged by the diac into the triac gate. This pulse triggers the triac into the conduction mode for the remainder of that half-cycle. Triggering is in the I+ and III—modes in this circuit. Although this circuit has a limited control range, and a large hysteresis effect at the low-output end of the range, its unique simplicity makes it suitable for many small-range applications such as lamp, heater and fan-speed controls.




FIGURE 7.15 BASIC DIAC-TRIAC PHASE CONTROL

To eliminate some of the problems of this basic circuit, more sophisticated circuits are generally used where the full control range is required. Other types of bidirectional trigger diodes, such as the Asymmetrical Trigger Switch (ST-4) may also be used. More details on this type of firing circuit will be found in Chapter 9.

7.2.3 Other Triggering Methods

In addition to the diac (ST-2) and ATS (ST-4) mentioned above, devices such as the Unijunction Transistor and Programmable Unijunction Transistor can also be used as triac triggers. Chapters 4 and 9 outline methods for proper circuit designs using these devices.

7.3 TRIAC CIRCUITRY

In general triac circuitry is the same as that of other thyristors. Scattered throughout Chapters 8, 9, 10, 11, 12 and 14 are many examples of triac circuits. In designing triac circuits it is necessary to keep in mind the unique characteristics of triacs. Below is a short check list

of those things unique to triacs. These items should be added to those of Chapter 21 when triacs are used.

 Commutating—Has adequate arrangement been made to guarantee commutation?

2) Gate Trigger Modes—Has the system been designed so that variations in sensitivity between trigger modes will not affect system performance?

REFERENCES

- Gentry, Scace and Flowers, "Bidirectional Triode P-N-P-N Switches," Proceedings of IEEE, April 1965.
- 2. "Solid State Incandescent Lighting Control," R. W. Fox, Application Note 200.53, General Electric Company, Syracuse, N. Y.
- 3. "Using the Triac for Control of AC Power," J. H. Galloway, Application Note 200.35, General Electric Company, Syracuse, N. Y.
- J. F. Essom, "Bidirectional Triode Thyristor Applied Voltage Rate Effect Following Conduction," Proceedings of the IEEE, August 1967, pp. 1312-1317.
- R. J. Buczynski, "Commutating dv/dt and its Relationship to Bidirectional Triode Thyristor Operation in Full-Wave AC Power Control Circuits," IEEE Conference Record of 1967 IGA Second Annual Meeting, pp. 45-49.

NOTES NOTES

8 STATIC SWITCHING CIRCUITS

8.1 INTRODUCTION

Since the SCR and the triac are bistable devices, one of their broad areas of application is in the realm of signal and power switching. This chapter describes circuits in which these thyristors are used to perform simple switching functions of a general type that might also be performed non-statically by various mechanical and electromechanical switches. In these applications the thyristors are used to open or close a circuit completely, as opposed to applications in which they are used to control the magnitude of average voltage or energy being delivered to a load. These latter types of applications are covered in detail in

succeeding chapters.

Static switching circuits can be divided into two main categories: AC switching circuits and DC switching circuits. AC circuits, as the name implies, operate from an AC supply and the reversal of the line voltage turns a thyristor off. Since most triacs are designed for 50-400 Hz operation, applications at higher frequency would dictate the use of two SCR's in inverse-parallel connection. The maximum frequency of operation of SCR's however is limited to approximately 30 K Hz by the turn-off time requirement of the SCR. Above these frequencies the SCR's may not recover their blocking ability between successive cycles of the supply. DC switching circuits on the other hand operate from a DC (or a rectified and filtered AC) source and an SCR must be turned off by one of the methods described in Chapter 5. In applications where the circuit turn-off time is limited, special inverter type SCR's (see Chapter 22) may be required. These types have tested maximum turn-off time specifications.

8.2 STATIC AC SWITCHES

8.2.1 Simple Triac Circuit and Inverse-Parallel ("Back-to-Back") SCR Connection

The circuits of Figure 8.1 provide high speed switching of AC power loads, and are ideal for applications with a high duty cycle. They eliminate completely the contact sticking, bounce, and wear associated with conventional electromechanical relays, contactors, etc. As a substitute for control relays, thyristors can overcome the differential problem, that is the spread in current or voltage between pickup and dropout, because thyristors effectively drop out every half-cycle. Also, providing resistor R is chosen correctly, the circuits are operable over a much wider voltage range than is a comparable relay. Resistor R is provided to limit gate current peaks. Its resistance (which can include

any "contact" resistance of the control device and load resistance) should be just greater than the peak supply voltage divided by the peak gate current rating of the SCR. If R is made too high, the SCR's may not trigger at the beginning of each cycle, and "phase control" of the load will result with consequent loss of load voltage and waveform distortion. The control device indicated can be either electrical or mechanical in nature. Light dependent resistors and light activated semiconductors, photocouplers (see Chapter 14 where normally open and normally closed light activated relays are shown), magnetic cores, and magnetic reed switches are all suitable control elements. In particular, the use of hermetically sealed reed switches as control elements in combination with SCR's and triacs offers many advantages. The reed switch can be actuated by passing AC or DC current through a small winding around it, or by the proximity of a small magnet. In either case complete electrical isolation exists between the control signal input, which may be derived from many sources, and the switched power output. Long life is assured the SCR or triac/reed switch combination by the minimal volt-ampere switching load placed on the reed switch by the SCR or triac triggering requirements. The thyristor ratings determine the amount of load power that can be switched.




FIGURE 8.1 STATIC AC SWITCHES

(b) Inverse-Parallel SCR'S

For simple static AC switching, the circuit of Figure 8.1(a) has the advantage over that of Figure 8.1(b) in that it has fewer components. The circuit of Figure 8.1(b), and those circuits to follow using the inverse-parallel SCR configuration, should be kept in mind for applications where the commercially available triacs cannot handle severe load requirements such as high frequency, voltage, and current. For inductive loads an RC snubber circuit, as shown, is required. For more information on selecting the proper snubber circuit see also Chapter 15. Triacs are available up to 400 Hz. Above 400 Hz the circuit shown in Figure 8.1(b) should be used.

8.2.2 Static Switching With Separate Trigger Source

Where DC isolation between control signal input and load is desired without the use of a mechanical switch (for more details on light emitters, photosensitive devices, and photocouplers, see Chapter 14), or saturable core intermediary, or where a widely varying AC supply precludes satisfactory triggering of the type shown in Figure 8.1, a triac or a back-to-back pair of SCR's may be triggered from a separate source as shown in Figure 8.2. Here, the high frequency output of a transistor blocking oscillator, or a UJT free-running oscillator is transformer coupled to the triac or SCR gates. Suitable oscillator circuits are discussed in Section 4.14. For minimum load waveform distortion and minimum generated RFI, oscillator frequency should be high enough to ensure that the triac or SCR's trigger early in the AC cycle. Other types of UJT trigger circuits suitable for use with AC static switching arrays are described in Chapter 4.




FIGURE 8.2 OSCILLATOR DRIVEN AC STATIC SWITCH

8.2.3 Alternate Connections For Full Wave AC Static Switching

Full wave static AC switching can also be performed by various combinations of SCR's and conventional rectifiers, or simply by a triac. The most useful of these arrays are shown in Figure 8.3.

The circuit of Figure 8.3(a) uses a single SCR connected across the DC output of a rectifier bridge, to switch an AC load connected in series with the supply line. The bridge rectifies the incoming AC to full wave pulsating DC, so that one SCR can control both half cycles of the AC. In this circuit the SCR turns off at the end of each half cycle when the supply voltage is zero. Unsmoothed DC can be made

to flow in the load if desired, by removing the load from the AC supply line, and placing it in series with the SCR as shown in Figure 8.3(b). In this case for proper commutation of the SCR a "free-wheeling" diode must be connected across the load if the load is at all inductive. The circuit of Figure 8.3(c) uses two SCR's and two rectifiers to switch an AC load, SCR1 and CR1 conducting on one half cycle of the supply. SCR2 and CR2 conducting on the other. The "DC load" equivalent to Figure 8.3(c) is shown in Figure 8.3(d). If the AC supply has significant inductance, the AC bridge in Figures 8.3(a) and (b) will reverse so rapidly that the SCR may not have time to commutate. In such a case Figures 8.3(c) and (d) will give a better result. The circuit of Figure 8.3(e) shows how a triac may be triggered with a DC control signal. Unlike the circuit of Figure 8.1(b), the static switching configurations of Figure 8.3 may be triggered directly by a single-ended (DC) non-isolated control signal, because the SCR cathodes are tied together. In low voltage switching applications, the multiple voltage drops in series with the load for Figures 8.3(a) through (d) may be a disadvantage.




FIGURE 8.3 SCR/DIODE AND TRIAC STATIC SWITCH CONFIGURATIONS

8.2.4 Triac Latching Technique

The circuits of Figure 8.4 show a basic triac latching switch. When voltage is applied to the circuit of Figure 8.4(a), the triac is initially blocking, and the full line voltage appears across the triac. This means that no voltage appears across the load, and since the gate must be at the same level as MT_1 of the triac, there is no voltage across R_1 and C_1 , and no current in the gate. After the triac has been triggered, the line voltage appears across the load, and across R_1 and C_1 . The quadrature current through R_1 , C_1 and the triac gate is at its peak when the load voltage goes through zero, retriggering the triac each half cycle. Since this circuit uses triggering modes III+ and I-, a specially selected triac must be used (for example, a SC241B13 should be specified instead of only SC241).

Similarly, in Figure 8.4(b), when a trigger pulse is applied, the triac turns on. The line voltage which now appears across the load causes the flow of current through inductor L_1 and resistor R_2 . This gate current is about 90° out of phase with the supply voltage. When the line voltage reverses polarity, this current continues to flow out of the gate to inductor L_1 causing the triac to turn on as the line voltage on MT_2 goes negative. Unlike the circuit of Figure 8.4(a), the circuit in Figure 8.4(b) uses triggering modes I+, III- and therefore does not require a specially selected triac as was the case for Figure 8.4(a).

The instantaneous current through the gate networks (R_1-C_1) , or R_2-L_1 at the instant the line current reverses polarity determines if the triac will latch on. It is therefore necessary to select the values of R_1-C_1 or R_2-L_1 to produce a sufficient quadrature current to trigger the triac each half cycle. For reactive loads, the sinusoidal gate current is sufficiently phase shifted from the line current such that R_1 or R_2 alone (without C_1 or L_1) may be used to trigger the triac provided that enough gate drive is available when the line current goes through zero.

It will be noted that if the triac is triggered by a transient on the line, the latching characteristic of the circuit will cause the load to remain energized until the circuit is reset.




FIGURE 8.4 TRIAC LATCHING CIRCUIT

8.2.5 AC-Static SPDT Switch

A SPDT solid state relay is shown in Figure 8.5. When voltage is applied Q_1 will turn on, activating load #1, because the full line voltage appears across Q_2 , supplying gate current through R_1 . When S_1 is closed Q_2 turns on removing the gate drive from Q_1 and activating load #2. This circuit can be modified by using the different latching networks shown in Figure 8.4(a) and (b).




FIGURE 8.5 AC STATIC SPDT SWITCH

8.3 NÉGATIVE HALF CYCLE SCR SLAVING TECHNIQUES

The circuit of Figure 8.6 shows how one SCR, in a back-to-back configuration, can be latched on to trigger at the beginning of a negative half cycle as a slave of another SCR. When SCR_1 is triggered, capacitor C_1 is charged through diode CR_1 and resistor R_1 . C_1 then discharges through R_2 and the gate of SCR_2 , supplying the necessary gate current to trigger SCR_2 at the beginning of the negative half cycle.




FIGURE 8.6 NEGATIVE HALF CYCLE SCR SLAVING CIRCUIT

 $\begin{array}{ccc} \text{Design Equation:} & I_{\text{GT}_{\text{max}}} \text{ from Specification} \\ & I_{\text{GT}_{\text{peak}}} \, 5 \times I_{\text{GT}_{\text{max}}} \end{array}$

$$R_2 = \frac{E_{C_{1 \text{max}}}}{I_{GT_{cool}}} \tag{8.1}$$

$$\tau_2 = C_1 \cdot R_2 \approx 4 \text{ ms (for 60 Hz operation)}$$
 (8.2)

$$C_1 = \frac{\tau_2}{R_2}$$

$$R_1 \approx \frac{E_{line} \cdot \sqrt{2} \cdot R_2}{E_{C_{1 max}}}$$
(8.3)

If inductive loads have to be actuated, τ_2 may have to be increased. In order to fire SCR_1 again when the AC line goes positive, the control circuit must supply the necessary trigger current; otherwise both SCR's would stay off. This circuit therefore is not a latching circuit.

8.3.1 SCR Slaving and Zero Voltage Switching

Figure 8.7 shows another combination of SCR slaving and synchronous switching. Here the absence of an "open" signal causes the SCR's to deliver full wave power to the load. Regardless of the phasing of the control signal, load voltage is always applied in full cycles with negligible discontinuities, hence minimum radio frequency interference. SCR₂ operates as a "slave" of SCR₁ because the energy stored in inductor L₁ triggers SCR₂ at the beginning of the next half cycle, thus always delivering an even number of half cycles to the load, and reducing magnetic saturation effects in inductive loads. By applying a gate signal to SCR₃, the gate drive to SCR₁ is diverted and its gate is essentially clamped to its cathode. When the line goes positive on the anode of SCR₁, since there is no gate signal present, SCR₁ is kept off, thus de-energizing the load. These circuits are ideal wherever RFI and audio filtering is undesirable, where magnetizing inrush current to transformers causes nuisance fuse blowing, and where sensitive test equipment operates in the vicinity of power switches.





FIGURE 8.7 ZERO VOLTAGE SWITCHING FOR LOW RFI OPERATION

This circuit is shown to explain how slaving techniques can be employed. For more information on zero voltage switching refer to Chapter 11 on zero voltage switching.

8.4 "ONE SHOT" SCR TRIGGER CIRCUIT

A circuit to trigger an SCR for one complete half cycle only of the AC supply is shown in Figure 8.8. Triggering is initiated by closing push button switch SW, and the SCR triggers always near the beginning of a positive half cycle, even though the switch may be closed randomly at any time during the two preceding half cycles. The SCR will not trigger again until SW is opened and then reclosed. This type of logic is required for some test equipment supplies and for the solenoid drives of electrically operating stapling guns, impulse hammers, etc., where load current must flow for one complete half cycle only.



*TIME CONSTANT OF CI RI MAY NEED TAILORING DEPENDING ON HOLDING CURRENT OF SCRI. SEE TEXT.

FIGURE 8.8 ONE SHOT SCR TRIGGER CIRCUIT

During half cycles of the AC line when the SCR anode is positive, capacitor C_1 will be charged through the load, CR_1 and R_1 . As long as switch SW is maintained in position 1, the SCR will be non-conducting. When SW is flipped to position 2 and the line voltage is negative, the charging current of C_2 (through the series-network of R_3 , the gate to cathode junction of the SCR, SW, C_2 , R_2 and CR_3) will trigger the SCR even though the line voltage is negative because the anode of the SCR sees the positive voltage on C_1 . SCR₁ is thus only turned on when the line voltage is negative and maintained on by supplying holding current from capacitor C_1 , through resistor R_1 . The series network of R_1 and C_1 is selected to supply a sufficient amount of holding current for one-half cycle only since providing holding current for a longer duration than one-half cycle would keep the SCR on for succeeding half cycles. The SCR holding current therefore determines R_1 C_1 . Once C_2 has been charged, there will be no gate current through the SCR

even if SW is maintained in position 2. To trigger the SCR again, SW would have to be flipped to position 1 in order to discharge C_2 .

8.5 BATTERY CHARGING REGULATOR

Figure 8.9 illustrates an inexpensive means of utilizing the SCR as a battery charging regulator, thus eliminating the problems inherent in electromechanical voltage relays — contact sticking, burning, wide range of pickup and drop out, wear, etc. As shown the circuit is capable of charging a 12 volt battery at up to a six ampere rate. Other voltages and currents, from 6 to 600 volts and up to 300 amperes, can be accommodated by suitable component selection.³ When the battery voltage reaches its fully charged level, the charging SCR shuts-off, and a trickle

charge as determined by the value of R4 continues to flow.

CR4 and CR5 deliver full-wave rectified DC to SCR1 in series with the battery to be charged. With the battery voltage low, SCR₁ is triggered on each half cycle via resistor R1 and diode CR1. Under these conditions, the pick-off voltage V_R at the wiper of potentiometer R₃ is less than the breakdown voltage Vz of zener diode CR2, and SCR2 cannot trigger. As the battery approaches full charge, its terminal voltage rises, the magnitude of V_R equals V_Z (plus gate voltage required to trigger SCR₂), and SCR₂ starts to trigger each half cycle. At first SCR₂ triggers at $\pi/2$ radians (90°) after the start of each half cycle, coincident with peak supply voltage, peak charging current and maximum battery voltage. As the battery voltage climbs yet higher as charging continues, the triggering angle of SCR2 advances each half cycle until eventually SCR₂ is triggering before the input sine wave has sufficient magnitude to trigger SCR1. With SCR2 on first in a half-cycle, the voltage divider action of R1 and R2 keeps CR1 back-biased, and SCR1 is unable to trigger. Heavy charging then ceases. Diode CR₃ and resistor R₄ may be added, if desired, to trickle charge the battery during the normal "off" periods. Heavy charging will recommence automatically when V_R drops below V_z and SCR₂ stops triggering each cycle.




FIGURE 8.9 BATTERY CHARGING REGULATOR

8.6 DC STATIC SWITCH




FIGURE 8.10 DC STATIC SWITCH (SCR FLIP-FLOP)

Figure 8.10 illustrates a static SCR switch for use in a DC circuit. When a low power signal is applied to the gate of SCR₁, this SCR is triggered and voltage is applied to the load. The right hand plate of C charges positively with respect to the left hand plate through R₁. When SCR₂ is triggered on, capacitor C is connected across SCR₁, so that this SCR is momentarily reverse biased between anode and cathode. This reverse voltage turns SCR₁ off provided the gate signal is not applied simultaneously to both gates. The current through the load will decrease to zero in an exponential fashion as C becomes charged.

SCR₁ should be selected so that the maximum load current is within its rating. SCR₂ need conduct only momentarily during the turn-off action, it can be smaller in rating than SCR₁. The minimum value of commutating capacitance C can be determined by the following equations:

For Resistive Load:
$$C \ge \frac{1.5 t_{off} I}{E} \mu fd$$
 (8.4)

For Inductive Load:
$$C \ge \frac{t_{off}I}{E} \mu fd$$
 (8.5)

Where $t_{off} = Turn-off$ time of SCR in μ seconds (see specification for inverter-type SCR)

I = Maximum load current (including possible overloads) in amperes at time of commutation

E = Minimum DC supply voltage

The resistance of R_1 should be ten to one hundred times less than the minimum effective value of the forward blocking resistance of SCR_2 . This latter value can be derived from the published leakage current curves for the SCR under consideration.

In some cases a mechanical switch may be substituted for SCR₂, to turn off SCR₁ when it (the switch) is momentarily closed. Many other useful variations of this basic DC static switch can be devised, among them the following circuits.

8.6.1 DC Latching Relay or Power Flip-Flop

By replacing resistor R_1 with a second driven load, and selecting SCR_2 to suit, the circuit of Figure 8.10 becomes the static analog of a single pole double throw latching relay. In this case commutating capacitor C should be selected on the basis of the heavier of the two loads. By driving the gates with a train of pulses as shown in Figure 8.11 the circuit becomes a high power flip-flop or multivibrator. Sine wave or square wave sources may also be used to drive the gates in this configuration.




FIGURE 8.11 POWER FLIP-FLOP AND LATCHING RELAY

8.7 FLASHER CIRCUITS

The different types of flasher circuits described in Section 8.6 are basically power flip-flop and used in a variety of applications such as traffic lights, navigational beacons, aircraft beacons, and illuminated signs. The SCR and the triac are ideally suited for this type of application since they can function over a wide range of current and voltage with a much higher degree of reliability than the commonly used electromechanical systems. The SCR and the triac also offer an important advantage over power transistors in that they do not require excessive derating of current to handle the high inrush currents of incandescent lamps. The UJT, PUT and transistor make ideal trigger devices for the SCR and triac in this type of application since they permit an economical method for obtaining a wide frequency range and a high degree of frequency stability. More information on flashers will be found in Reference 4.

8.7.1 DC-Flasher With Adjustable On & Off Time

Figure 8.12 shows a flasher circuit utilizing a power flip-flop and programmable unijunction (PUT) to obtain adjustable "on" and "off" times.




FIGURE 8.12 DC FLASHER WITH ADJUSTABLE "ON" AND "OFF" TIME

Assume SCR₁ is on, which inhibits the 0.1 μ f capacitor on the gate of SCR₂ from charging. Resistor R₁ is clamped to ground through SCR₁, so that it cannot contribute to the charging current of the 5μ f timing capacitor on the anode of the PUT. When the anode voltage on Q₁ exceeds the gate voltage by about 0.5 volt, Q₁ will trigger and trigger SCR₂. SCR₁ will be turned off by energy stored in the 10μ f commutating capacitor. The 0.1 capacitor on the gate of SCR₂ will charge to the anode voltage of SCR₁ and R₂ will be clamped by SCR₂. Now only R₁ can charge the 5μ f capacitor. When the triggering voltage of Q₁ is reached for the second time, SCR₁ will be triggered and SCR₂ will be commutated.

"On" and "off" times can be independently adjusted. The 1 K resistor in the anode circuit of SCR_1 can be replaced by a second lamp.

8.7.2 Low Voltage Flasher

Using an SCR and a complementary SCR, as shown in Figure 8.13, a simple low cost, low voltage flasher is feasible.




FIGURE 8.13 LOW VOLTAGE FLASHER

Applying voltage to the circuit triggers SCR_1 . With SCR_1 on the voltage on the anode of SCR_2 rises until SCR_2 triggers to commutate SCR_1 . The voltage on the gate of SCR_1 will swing negative at this time and only after a positive potential of ≈ 0.5 volt is once again attained, will SCR_1 retrigger.

The circuit could be used for higher voltage levels, but the peak negative voltage on the gate of SCR_1 must be limited to less than 6 volts.

8.7.3 Sequential Flasher

A sequential flasher as used in automotive turn signals is shown in Figure 8.14.




FIGURE 8.14 SEQUENTIAL FLASHER

When the turn signal switch S_1 is closed, lamp #1 will be activated and capacitor C_1 will charge to the triggering voltage of Q_1 . As soon as the anode voltage on Q_1 exceeds its gate voltage by 0.5 V, Q_1 will switch into the low resistance mode, thereby triggering SCR_1 to activate lamp #2 and the second timing circuit. After Q_2 switches into the low

resistance state, SCR2 will be triggered to activate lamp #3.

When the thermal flasher interrupts the current to all three lamps, SCR₁ and SCR₂ are commutated and the circuit is ready for another cycle.

8.7.4 Low Power Flasher

The circuit shown in Figure 8.15 has been chosen to illustrate the basic principles of an SCR/UJT flasher which can be easily sim-

plified or modified to meet specific application requirements.

Unijunction transistor Q₁ operates as a relaxation oscillator, delivering a train of trigger pulses to the two SCR gates via resistor R₁. Assume SCR₂ is "on" and the lamp is energized. When the next trigger pulse comes along it triggers SCR₁ and SCR₂ is turned off by the commutation pulse coupled to its anode via capacitor C2. Because the commutation pulses have longer duration than the trigger pulses, SCR2 cannot be re-triggered inadvertently at this time. SCR, is re-triggered properly by the next trigger pulse from R2. "Lock-up" (failure to flash caused by both SCR's being on together) is prevented by making SCR₁'s turn off independent of the commutating capacitor. This is done by operating SCR₁ in a "starved" mode, that is by making resistor R₂ so large that SCR2 is unable to remain "on", except to discharge C2. During the remainder of the cycle SCR₁ is off, and C₂, therefore, is always able to develop commutating voltage for SCR₂. With the components shown, the flash rate is adjustable by potentiometer R₃ within the range 36 flashes per minute to 160 flashes per minute.




FIGURE 8.15 DC LOW POWER FLASHER

8.7.5 AC Flasher

For heavy load requirements, the DC flashers have the disadvantage of requiring a large commutating capacitor. In such applications, the use of AC flashers ends up being more economical. Figure 8.16 illustrates a power flip-flop flasher circuit that can handle two independent loads up to 2.5 KW each. Transformer T₁, diodes CR₁

through CR_4 , resistor R_1 and capacitor C_1 provide the DC supply to the free running unijunction oscillator and the transistor flip-flop of Q_2 , Q_3 . The interbase voltage for Q_1 is taken directly from the positive side of the bridge rectifier in order to synchronize the free running unijunction oscillator with the supply frequency. The negative going output pulses developed across R_4 trigger the transistors of the flip-flop which alternately turn the triacs on and off. The flashing rate is determined by the time constant of R_2 , R_3 and C_2 .




FIGURE 8.16 AC POWER FLASHER

8.8 PROTECTIVE SCR CIRCUITS

The fast switching characteristic of the SCR makes possible some interesting protective circuits against line transients, excessive voltages, and short circuit currents.

Some examples of this type of circuit are shown below, but a more thorough treatment of the subject of overcurrent and overvoltage on thyristors can be found in Chapters 14 and 15.

8.8.1 Overvoltage Protection on AC Circuits

Figure 8.17 illustrates a circuit that may be employed for general transient protective service on AC lines. When the line exceeds the avalanche voltage of the zener diode, either SCR₁ or SCR₂ triggers, depending on the polarity of the AC line at that instant. Resistor R₁ limits the current to the short term surge capabilities of the SCR's. For the C35, R₁ must limit the one cycle peak current to less than 225 amperes. This loading effect on the circuit drops the transient voltage across line impedance. Alternation of the AC line voltage turns off the current through the conducting SCR at the end of the cycle.




FIGURE 8.17 TRANSIENT VOLTAGE PROTECTION USING SILICON CONTROLLED RECTIFIERS

8.8.2 SCR Current-Limiting Circuit Breakers

In some phase controlled applications, the fault current due to a short circuit may reach destructive proportions within one-half cycle. This would prohibit use of conventional circuit breakers for protection. Also, in some types of inverters operating on DC it may be desirable to have a fast electronic circuit breaker in the event of loss of commutation in the inverter for any reason.

An SCR current limiting circuit breaker of the type shown in its simplest form in Figure 8.18 will provide these protective functions very nicely. This package can be inserted in series with the DC output of a phase-controlled rectifier or in series with the DC input to an inverter circuit.




FIGURE 8.18 16 AMPERE DC CIRCUIT BREAKER

The circuit breaker is basically a parallel capacitor commutated flip-flop. When the "Start" button is momentarily depressed, SCR1 starts to conduct and delivers power to the load provided the load current is above the minimum holding current of SCR₁. Capacitor C₁ then charges to the load voltage through R4, the right hand terminal of C₁ being positive with respect to the left hand terminal. When SCR₂ is triggered by momentary closing of the "Stop" button, the positive terminal of capacitor C1 is connected to the cathode of SCR1, reversing the polarity across this SCR and turning it off. This interrupts the flow of load current and opens the circuit. SCR2 will also be triggered by the voltage developed across R₁ by load current if this exceeds the forward voltage drop of the string of series diodes CR, plus the gate triggering requirements of SCR₂. By adjustment of the value of R₁ and by selecting the proper number of series diodes CR1, the circuit can be made to trip out and interrupt overload or fault current at any predetermined level. For a more consistent tripping level under temperature variations, a zener diode can be substituted in place of all but one of the series diodes at CR1. For still more precise tripping, a UIT or PUT overcurrent sensor can be used.

The characteristics of the germanium tunnel diode are also very useful in developing a gate signal when a specific level of current is exceeded. The tunnel diode has a very stable peak current at which it switches from a low resistance to a relatively high resistance. This, combined with a very low voltage drop, makes it almost ideal for this type of application. A tunnel diode overcurrent detecting network for the circuit breaker of Figure 8.18 is shown in Figure 8.19. Main load current flows through SCR₁ and R₁. Part of the load is shunted through R₆, tunnel diode CR₃, and the primary winding of T₁, R₁ and R₆ are selected so that less than 20 ma. flows through the tunnel diode at maximum rated load. Under this condition CR3 remains in its low resistance state. If the main load current rises to the point where more than 20 ma. flows through CR₃, it switches instantaneously to its high resistance state. If the current through the tunnel diode is maintained constant through the switching interval, the voltage across it increases about five-fold. This sudden change in voltage across CR3 induces a pulse of voltage in the primary of T1 which is stepped up by autotransformer action and applied to the gate of SCR3, thereby tripping the circuit breaker. The tripping point is stable within a few percent over a wide temperature range and is independent of the triggering characteristics of SCR₃.

The component values in Figure 8.18 apply for a 125 volt DC system. When using the C240 SCR, the tripping current level should not exceed 100 amperes in order to stay within the switching rating of SCR₃.




FIGURE 8.19 TUNNEL DIODE SENSING NETWORK FOR FIGURE 8.18

TI- AIR CORE TRANSFORMER, I/4" DIA., P=50T, S=500T, # 26 AWG

8.8.3 High Speed Switch or "Electronic Crowbar"

CR4 - IN91

A form of "electronic crowbar," shown in Figure 8.20, has proved very useful for protecting DC circuits against input line voltage transients and short circuit load conditions. If the DC supply exceeds the desired maximum value as determined by the setting of potentiometer R₁, the voltage at the emitter of UIT₁ exceeds the peak point voltage causing UJT, to trigger which in turn triggers the SCR. The full supply voltage is then applied to the circuit breaker trip coil causing the circuit breaker to open the main DC supply bus. Besides increasing the speed of the circuit breaker action this circuit instantly loads down the DC bus, preventing the voltage on the load from rising until the circuit breaker has time to operate. The circuit also protects the load and the supply against short circuit conditions by monitoring the current through resistor R₃. When the voltage across R₃ exceeds the desired maximum value as determined by the setting of potentiometer R, the voltage at the emitter of UIT, exceeds the peak point voltage, causing UJT₂ and the SCR to trigger as before. Due to the stable firing voltage of the UIT the trip voltage across R₃ can be very low, a value in the range from 100 millivolts to 500 millivolts being suitable for most applications. If only overvoltage protection is desired the circuit of Figure 8.20 can be simplified by eliminating UIT, and its associated circuitry. Similarly, if only overcurrent protection is desired UIT₁ and its associated circuitry can be eliminated.

In the circuit of Figure 8.20 rectifier CR_1 and capacitor C_3 are used to provide filtering against negative voltage transients which would otherwise result in false tripping of the circuit. The values of potentiometer R_1 and R_2 are chosen to have appropriate time constants with C_1 and C_2 so as to give the desired voltage-time response in the tripping action.

The SCR is ideal for this type of circuit because of its ability to switch on within a few microseconds after being triggered.




FIGURE 8.20 ELECTRONIC CROWBAR PROTECTION OF DC CIRCUITS AGAINST OVERVOLTAGE AND/OR OVERCURRENT

For higher capacity circuits, the C35F or C50F SCR's can be substituted for the C22F shown. With the C50F SCR this circuit is capable of carrying momentary currents as high as 2000 amps for 2 milliseconds without damage to the SCR.

8.9 RING COUNTERS

A ring counter may be considered as a circuit that sequentially transfers voltage from one load to the next, when a number of loads are connected in parallel from a common supply. Transfer along the string proceeds always in the same direction, and each transfer is initiated by pulsing a common input line. The ring counter is an extremely useful tool in digital applications, and SCR ring counters in particular excel in low speed applications that require high voltage, high current or both.

8.9.1 Cathode Coupled Ring Counter

As an example a ten stage SCR ring counter can function as a decade counter with direct lamp or glowtube (Nixie) readout. The circuit of Figure 8.21 is a three stage cathode coupled ring counter, suitable for driving high voltage loads up to 50 mA. Additional stages may be added as required. Assume SCR₁ is conducting load current, and SCR₂ and SCR₃ are both blocking. Capacitors C₃ and C₁ charge to the supply voltage through R₃/R_{L2} and R₁/R_{L3} respectively, while capacitors C5 and C6 charge through RL2 and RL3. Because SCR1 is conducting, C2 and C4 cannot charge. When a shift pulse arrives at the shift line only SCR, can be triggered, since its gate steering diode CR₂ is the only diode not reverse biased by a pre-charged capacitor. In any ring counter only the SCR following the conducting SCR will trigger. As SCR₂ turns on, capacitor C₅ is connected across R₄, which drives the common cathode line momentarily to the supply voltage, reverse biasing SCR₁ and forcing it to turn off. When the next shift pulse arrives, SCR3 turns on and SCR2 turns off and so on. The advantage of the cathode coupled ring counter is that undistorted square waves free from commutation transients appear across each load. Its major disadvantage is that relatively large value commutating capacitors (C_4 , C_5 , C_6) are required with consequent limitations on circuit speed.




FIGURE 8.21 CATHODE COUPLED RING COUNTER

8.9.2 Anode Coupled Ring Counter

In applications where commutation transients can be tolerated and/or higher speed operation is required (lamp driving circuits for instance), the ring counter circuit can be modified as follows:

- 1. Remove resistor R₄, and ground the common cathode line.
- 2. Remove C₄, C₅, and C₆.
- 3. Connect a .005 μ f capacitor between each pair of SCR anodes. Figure 8.22 shows the modified circuit being used to drive a #6844A Nixie Decade Readout Tube.⁵

® Trademark Burroughs Corporation.





FIGURE 8.22 ANODE COUPLED RING COUNTER (DECADE READOUT)

8.10 TIME DELAY CIRCUITS

Time delay circuits are used frequently in industrial controls and aircraft and missile systems to apply or remove power from a load a predetermined time after an initiating signal is applied. Cascaded time delay circuits can be used to sequentially perform a series of timed operations.

8.10.1 UJT/SCR Time Delay Relay



RI - 2.2K, I/2 WATT R2 - IK TO 500K LINEAR POT

R3 - 150Ω, 1/2 WATT

R4 - 27, Ω , I/2 WATT $R5 - 560\Omega$, 2 WATT

CI - 0.2 TO 100 MFD, 15V

SCRI - GE C22F OR CIIF OR C122F CRI - 18V, 10%, 1 WATT ZENER

CR2 - GE AI4A QI - GE 2NI67IB

FIGURE 8.23 PRECISION SOLID STATE DC TIME DELAY CIRCUIT

Figure 8.23 illustrates an extremely simple yet accurate and versatile solid state time delay circuit. The operating current and voltage of the circuit depend only on the proper choice of the SCR. Resistor R₅ and Zener diode CR₁ provide a stable voltage supply for the UJT. Initially SCR₁ is off and there is no voltage applied to the load. Timing is initiated either by applying supply voltage to the circuit or by opening a shorting contact across C1. The timing capacitor C1 is charged through R₁ and R₂ until the voltage across C₁ reaches the peak point voltage of the UJT at which time the UJT triggers, generating a pulse across R₄ which triggers SCR₁. The full supply voltage minus the SCR drop then appears across the external load terminals. Holding current for SCR₁ is provided by the current through R₅ and CR₂. Thus the external load may be removed or connected at any time without affecting the performance of the circuit. When SCR₁ triggers, the voltage across the UJT drops to less than 2 volts due to the clamping action of CR₂. This acts to rapidly set and maintain a low voltage on C₁ so that the time interval is maintained with reasonable accuracy if the circuit is rapidly recycled. For the highest accuracy, however, additional means must be used to rapidly and accurately set the initial voltage on C1 to zero at the beginning of the timing cycle. A pair of mechanical contacts connected across C₁ is ideal for this purpose.

The time delay of the circuit depends on the time constant $(R_1+R_2)\,C_1$ and can be set to any desired value by appropriate choice of $R_1,\,R_2$, and C_1 . The upper limit of time delay which can be achieved depends on the required accuracy, the peak point current of the UJT, the maximum ambient temperature, and the leakage current of the capacitor and UJT (I_{E0}) at the maximum ambient temperature. The absolute upper limit for the resistance R_1+R_2 is determined by the requirement that the current to the emitter of the UJT be large enough to permit it to trigger (i.e., be greater than the peak point current) or

$$R_1 + R_2 < \frac{(1 - \eta) V_1}{25 I_p} + I_c$$
(8.6)

where η is the maximum value of intrinsic standoff ratio, V_1 is the minimum supply voltage on the UJT, I_p is the maximum peak point current measured at an interbase voltage of 25 volts, and I_c is the maximum leakage current of the capacitor at a voltage of ηV_1 . If high values of capacitance are required it is desirable to use stable, low leakage types of tantalytic capacitors. If tantalytic or electrolytic capacitors are used it is necessary to consider forming effects which will cause the effective capacitance and hence the period to change as a function of the voltage history of the capacitor. These effects can be reduced by applying a low bias voltage to the capacitor in the standby condition.

The resistor R_3 can serve as a temperature compensation for the circuit, increasing the value of R_3 causes the time delay interval to have a more positive temperature coefficient. The over-all temperature coefficient can be set exactly zero at any given temperature by careful adjustment of R_3 . However, ideal compensation is not possible over a wide range because of the nonlinear effects involved. To reset the circuit in preparation for another timing cycle SCR_1 must be turned off either by momentarily shorting it with a switch contact or by opening the DC supply.

8.10.2 AC Powered Time Delay Relay

Figure 8.24 illustrates a time delay circuit using a relay output with a push button initiation of the timing sequence. In the quiescent state SCR₁ is on and relay S₁ is energized. Contact S₁A is closed, shorting out the timing capacitor C₃. To initiate the timing cycle push button switch SW2 is momentarily closed which shorts SCR1 through contact S₁B causing SCR₁ to turn off. When SW₂ is released S₁ is de-energized and the timing sequence begins. The particular configuration of SW2 and S₁B is used to prevent improper operation in case SW₂ is closed again during the timing cycle. Capacitor C₃ is charged through R₅ and R₁₀ until the voltage across C₃ reaches the peak point voltage of Q₁ causing Q₁ to trigger. The positive pulse generated across R₁₂ triggers SCR1 which pulls in the relay and ends the timing cycle. The timing cycle can be terminated at any time by push button switch SW3 which causes current to flow in R13 thus triggering SCR1. Capacitor C4 supplies current through R₁₃ during the instant after the supply is turned on thus triggering SCR1 and setting the circuit in the proper initial state.




FIGURE 8.24 VARIABLE TIME CONTROL CIRCUIT

The timing interval is determined by the setting of a precision ten turn Helipot R_{10} which may be set from 0.25 to 10.25 seconds in increments of 0.01 second. The initial setting of 0.25 seconds takes into account the added series resistance of the time calibration potentiometer R_5 . Additional series resistance of 100K and 200K may be added by SW_1 to extend the time range by 10 seconds and 20 seconds. A fourth position of SW_1 open circuits the timing resistors and thus permits unrestricted on-off control of the circuit.

Tests of the circuit have shown an absolute accuracy of 0.5% after

initial calibration and a repeatability of 0.05% or better.

8.10.3 Ultra-Precise Long Time Delay Relay

Predictable time delays from as low as 0.3 milliseconds to over




FIGURE 8.25 ULTRA-PRECISE LONG PERIOD TIME DELAY

3 minutes are obtainable from the circuit of Figure 8.25, without resorting to a large value electrolytic-type timing capacitor. Instead, a stable low leakage paper or mylar capacitor is used and the peak point current of the timing UIT (O1) is effectively reduced, so that a large value emitter resistor (R₁) may be substituted. The peak point requirement of O₁ is lowered up to 1000 times, by pulsing its upper base with a 3/4 volt negative pulse derived from free-running oscillator O2. This pulse momentarily drops the peak point voltage of Q₁, allowing peak point current to be supplied from C₁ rather than via R₁. Pulse rate of O_2 is not critical, but it should have a period τ that is less than .02 $(R_1 \cdot C_1)$. With $R_1 = 2000$ megohms and $C_1 = 2 \mu f$ (mylar), the circuit has given stable time delays of over one hour. Ro is selected for best stabilization of the triggering point over the required temperature range. Because the input impedance of the 2N494C UIT is greater than 1500 megohms before it is triggered, the maximum time delay that can be achieved is limited mainly by the leakage characteristics of C₁.

8.10.4 Time Delay Circuits Utilizing the Programmable Unijunction Transistor (PUT)

Very simple and precise time delay circuits can be achieved with the PUT.⁶ Among the important advantages are elimination of calibration pots, longer time delays and low cost.

8.10.4.1 30 Second Timer

Figure 8.26(a) shows a 30 second time delay using the 2N6028. Here we are taking advantage of high sensitivity to achieve high values of timing resistance (30 megs). Calibration has been eliminated by using 1% components for the intrinsic standoff resistors and also for the RC timing components. Note the additional use of the compensation diode 1N4148.




FIGURE 8.26 PRE-CALIBRATED 30 SECOND TIMERS

The same performance can be achieved using the 2N6027, as in Figure 8.26(b). When using the 2N6027, one must either significantly decrease the value of the timing resistor and increase the capacitance, or use a sampling scheme as shown here. This is precisely the same timer as in Figure 8.26(a) with the addition of the 10K resistor, a diode

and the sampling transistor. A 1KHz pulse train is applied to the base of the NPN transistor. Each pulse lasts 10 μ secs. This modulates the intrinsic standoff voltage once every 1 millisecond to "take a look" at the capacitor voltage. The 2N6027 derives its peak point current from the capacitor.

Calibration of timers is easier using the PUT. When $R_{\rm T}$ and $C_{\rm T}$ are not 1% parts, the scheme in Figure 8.27 can be used. Here an inexpensive, low resistance, trimpot can be used instead of a wire-

wound pot for the time adjustment.




FIGURE 8.27 CALIBRATION VIA THE "INTRINSIC STAND-OFF RATIO"

8.10.4.2 Long Delay Timer Using PUT

Figure 8.28 shows the use of the PUT's as both a timing element and sampling oscillator. A low leakage film capacitor is required for $\rm C_2$ due to the low current supplied to it.




FIGURE 8.28 LONG DELAY TIMER

8.10.5 A 60-Second Time Delay Circuit Switching AC

Figure 8.29 shows a time delay circuit using the triac latching technique. When capacitor C_1 charges to the breakover voltage of the diac, the triac triggers and energizes the load. The time delay is determined by the time constant of $(R_1 + R_2)$ and C_1 . To reset the circuit, capacitor C_1 is discharged through R_3 and S_1 .




FIGURE 8.29 A SIXTY-SECOND TRIAC TIME DELAY CIRCUIT

8.10.6 One Second Delay Static Turn-Off Switch

An AC-switch with delayed turn-off is shown in Figure 8.30. The components $\mathsf{CR}_1,\ \mathsf{R}_1,\ \mathsf{CR}_2$ and C_1 supply about $-20\ \mathsf{V}$ between the MT_1 and the gate terminal of the triac, but gate current can only flow to trigger Q_1 when SW is closed to forward bias Q_2 into conduction. As long as SW is closed Q_2 is saturated and Q_1 maintains the load activated.




FIGURE 8.30 ONE SECOND DELAY STATIC TURN-OFF SWITCH

When SW is opened C_2 will discharge through R_2 and the base emitter junction of Q_2 , keeping Q_2 and Q_1 conducting. As C_2 discharges, Q_2 will finally turn off and the triac will commutate at the next zero crossing, interrupting the load current.

Changing the time constant C₂ R₂ permits the selection of various

turn-off delay intervals.

8.11 NANOAMPERE SENSING CIRCUIT WITH 100 MEGOHM INPUT IMPEDANCE

The circuit of Figure 8.31 may be used as a sensitive current detector, or as a voltage detector having high input impedance. A sampling technique similar to that described in the previous section is used to give an input current sensitivity ($I_{\rm IN}$) of less than 35 nanoamperes. Input impedance is better than 100 megohms.




FIGURE 8.31 NANOAMPERE SENSING CIRCUIT

Current gain between output and input of the circuit as shown is greater than (200×10^{-6}) .

Resistor R_1 is adjusted so that the circuit will not trigger in the absence of the current input signal $I_{\rm IN}$. $I_{\rm IN}$ then charges C_2 through the 100 megohm input resistor R_2 towards the emitter triggering voltage of Q_1 . R_2 , however, cannot supply the peak point current (2 μ A) necessary to trigger Q_1 , and this current is obtained from C_2 itself by dropping Q_1 's triggering voltage momentarily below $V_{\rm C2}$. Relaxation oscillator Q_2 supplies a series of .75 volt negative pulses to base two of Q_1 for this purpose. The period of oscillation of Q_2 is not critical but should be less than .02 times the period of Q_1 . Capacitor Q_2 can be kept small for fast response time because Q_1 stores the energy required to trigger SCR₁. Rapid recovery is possible because both capacitors are charged initially from Q_2 subtracting from the

leakage current of Q_1 . Further compensation is obtainable by adjusting the value of R_3 . A floating power supply for the UJT trigger circuit with pulse transformer coupling from Q_1 to SCR_1 , enables one of the two input terminals to be grounded, where this may be desirable.

8.12 MISCELLANEOUS SWITCHING CIRCUITS USING GE LOW CURRENT SCR'S

The C103 C5, C6 and C106 series of SCR's have a high gate sensitivity. Gate triggering can therefore be achieved from such low level elements as thermistors and light sensitive resistors. When used as a gate amplifier for the higher rated SCR's, either of these devices makes possible a multitude of solid state thyratron tube analogues. The C5 SCR is also suitable for use as a very high voltage remote-base transistor. For more detailed application information on the low current SCR's, see Reference 5.

8.12.1 Dual Output, Over-Under Temperature Monitor

The circuit of Figure 8.32 is ideal for use as an over-under temperature monitor, where its dual output feature can be used to drive "HIGH" and "LOW" temperature indicator lamps, relays, etc.




FIGURE 8.32 TEMPERATURE MONITOR

 T_1 is a 6.3 volt filament transformer whose secondary winding is connected inside a four arm bridge. When the bridge is balanced, its AC output is zero, and the C5 (or C7) receives no gate signal. The bridge's DC resistance is sufficiently low to stabilize the SCR during forward blocking periods.* If now the bridge is unbalanced by raising or lowering the thermistor's ambient temperature, an AC voltage will appear across the SCR's gate cathode terminals. Depending in which sense the bridge is unbalanced, positive gate voltage will be in phase with, or 180° out of phase with the AC supply. If positive gate voltage is in phase, SCR will deliver load current through diode CR_1 to load (1), diode CR_2 blocking current to load (2). Conversely, if positive gate

^{*}See Section 4.3.6 "Negative Gate Biasing."

voltage is 180° out of phase, diode CR₂ will conduct and deliver power to load (2), CR₁ being reverse biased under these conditions. CR₃ prevents excessive negative voltage from appearing across the SCR's gate/cathode terminals. With component values shown, the circuit will respond to changes in temperature of approximately 1–2°C. Substitution of other variable-resistance sensors, such as cadmium sulphide light dependent resistors (LDR) or strain gauge elements, for the thermistor shown is of course permissible. The balanced bridge concept of Figure 8.31 may also be used to trigger conventional SCR-series load combinations. As a low power temperature controller for instance, a C5 could be used to switch a heater element, with a thermistor providing temperature feedback information to the trigger bridge.

For more information on temperature controls see Chapter 12 on

zero voltage switching.

8.12.2 Mercury Thermostat/SCR Heater Control

The mercury-in-glass thermostat is an extremely sensitive measuring instrument, capable of sensing changes in temperature as small as 0.1°C. Its major limitation lies in its very low current handling capability — for reliability and long life, contact current should be held below 1 mA. In the circuit of Figure 8.33 the General Electric C5B or C106B SCR serve as both current amplifier for the Hg thermostat and as the main load switching element.




FIGURE 8.33 TEMPERATURE CONTROLLER

With the thermostat open, the SCR will trigger each half cycle and deliver power to the heater load. When the thermostat closes, the SCR can no longer trigger, and the heater shuts off. Maximum current through the thermostat in the closed position is less than 250 µA rms.

8.12.3 Touch Switch or Proximity Detector

The circuit shown in Figure 8.34 is actuated by an increase in capacitance between a sensing electrode and the ground side of the line. The sensitivity can be adjusted to switch when a human body is within inches of the insulated plate used as the sensing electrode. Thus, this circuit can be used as an electrically-isolated touch switch, or as a proximity detector in alarm circuits.




FIGURE 8.34 TOUCH SWITCH OR PROXIMITY DETECTOR

The GE 2N6027 Programmable Unijunction Transistor (PUT), will switch "ON" when the anode voltage exceeds the gate voltage by an amount known as the trigger voltage (approximately 0.5 volts). This anode voltage is clamped at the "ON" voltage of the diac (ST2). As the capacitance between the sensing electrode and ground increases (due to an approaching body), the angle of phase lag between the anode and gate voltages of the D13T increases until the voltage differential at some time is large enough to trigger this PUT. Because the anode voltage is clamped, it is larger only at the beginning of the cycle; hence, switching must occur early in the cycle, minimizing RFI.

Sensitivity is adjusted with the I megohm potentiometer which determines the anode voltage level prior to clamping. This sensitivity will be proportional to the area of the surfaces opposing each other.

8.12.4 Voltage Sensing Circuit

A low cost voltage or threshold detector is shown in Figure 8.35.




FIGURE 8.35 LOW COST VOLTAGE DETECTOR

When +25 V DC (full wave rectified) is applied between terminal #1 and 2, current will flow through R_4 , L_2 , CR_3 and CR_4 . L_2 will be illuminated and L_1 will be dark. As soon as a voltage is applied between terminals #3 and 4 (3 positive) and a threshold of about 2.8 V is exceeded SCR_1 will turn on, actuating L_1 . L_2 will be turned off because of CR_5 .

The threshold voltage can be increased by adding more diodes to

CR₁, CR₃ and CR₄ or replacing them by a zener diode.

This circuit is useful in detecting the voltage across an SCR in the on or off positions or indicating the output state of an operational amplifier, etc.

8.12.5 Single Source Emergency Lighting System

An emergency lighting system which maintains a 6 volt battery at full charge and switches automatically from the AC supply to the battery is shown in Figure 8.36.




FIGURE 8.36 SINGLE SOURCE EMERGENCY LIGHTING SYSTEM

Transformer T_1 and diodes CR_2 and CR_3 supply DC voltage for the 6 V lamp load. CR_1 and R_1 supply the battery with charging current, which can be varied by R_1 . The anode and gate of SCR_1 are kept at the battery voltage, while the cathode of SCR_1 is kept at a higher potential by C_1 . Should the voltage on the cathode of SCR_1 fall below the battery voltage due to interruption of the AC input, SCR_1 will trigger and supply the lamp with power from the battery. When the AC reappears, SCR_1 will turn off automatically and the battery will re-recharge.

8.12.6 Liquid Level Control

When it is desirable to keep the fluid level of a liquid between two fixed points, this hybrid control is extremely useful. The control takes advantage of the best characteristics of both power semiconductors and electromechanical devices.

Two modes, for filling or emptying are possible by simply reversing the contact connections of K_1 as shown in Figure 8.37.




FIGURE 8.37 LIQUID LEVEL CONTROL

The loads can be either electric motors or solenoid operated valves, operating from AC power. Liquid level detection is accomplished by two metal probes, one measuring the high level and the other the low level.

The relay K_1 is energized by Q_1 which is controlled by Q_2 , a PUT, whose gate form the detector. The PUT is normally off but when liquid rises to the high probe level, the impedance of the liquid creates a voltage divider and the PUT triggers. When the PUT conducts it turns on Q_1 which will pick up K_1 . K_1 will turn on Q_3 activating the load and will also arm the low level probe which holds the circuit on until the liquid level drops below this probe. At this time the circuit is de-energized, turning off the load.

An inversion of the logic (keeping the container filled) can be accomplished by replacing the normally open contact on the gate of Q_3 with a normally closed contact.

8.13 THYRATRON REPLACEMENT

A thyratron tube is characterized by a very high signal input impedance, low pick-up and drop-out currents, and good power handling capabilities. On the other hand, it is fragile, requires filament power, is frequency limited by a long deionization time, and has a fairly high forward drop. While the solid-state equivalents to this device, using the C5 as a trigger element for a larger size SCR, can match the thyratron in input impedance, current handling ability and low pick-up current, they possess none of the gas tube's limitations. At the present time, however, the maximum forward blocking voltage attainable using a single C5 is 400 volts. This can be increased by series connecting additional SCR's (see Chapter 6).




FIGURE 8.38 SIMPLE THYRATRON REPLACEMENT

Referring to Figure 8.38; with a negative potential on grid terminal "G", stabilizing gate bias is provided through R1 and R3 for the C5. When the "Grid" is driven positive, however, a maximum current of 200 microamps will trigger the smaller SCR into conduction. The C35D is triggered in turn by the C5, and can conduct up to 25 amps

rms load current. With the voltage grades shown, the "device" is capable of blocking voltages up to 400 volts. Over-all pick-up current is determined by the C5 rather than by the C35, a useful feature when the "thyratron" is operating into a highly inductive load. Diode CR_1 prevents transistor action in the C5 if positive grid voltage should coincide with negative anode potential.

General Electric is manufacturing the S26 and S27 solid state thyratrons which are 200 volt devices, but higher voltage devices such as the SL-3 and SL-4 and custom designs are available. (For more

information on solid state thyratrons see also Reference 7.)

8.14 SWITCHING CIRCUITS USING THE C5 OR C106 SCR AS A REMOTE-BASE TRANSISTOR

8.14.1 "Nixie"® and Neon Tube Driver

The C5 SCR, when biased as a remote-base transistor (for detailed information on remote-base transistors see Chapter 1), makes an excellent high voltage transistor suitable for driving Nixie, neon and other type of high voltage digital readout displays. Collector voltage rating of the equivalent transistor equals or exceeds the $V_{\rm BR(FX)}$ rating of the parent SCR (400 volts) while the common emitter current gain is approximately two (2). The circuit Figure 8.39 is self-explanatory; note however the connections to the C5 terminals. Where a memory feature is desirable (pulse initiation with load remaining energized until reset externally), the same basic circuit may be used, but with the C5 connected conventionally as an SCR.

® Trademark Burroughs Corporation.





FIGURE 8.39 TRANSISTORIZED NIXIE® DRIVER


8.14.2 Electroluminescent Panel Driver

Either of the circuits of Figure 8.40 may be used to drive the elements of an electroluminescent display panel, depending on the input

logic required. Here, the high voltage capabilities of the C5 SCR are again combined with its usefulness as a transistor, in this case a *symmetrical* transistor, to control full-wave AC drive at high voltage and frequency, low current.



(a) Series Drive — No Signal, Display "Off"



(b) Shunt Drive — No Signal, Display "On"

FIGURE 8.40 ELECTROLUMINESCENT PANEL DRIVER

REFERENCES

 "Using the Triac for Control of AC Power," J. H. Galloway, General Electric Company, Auburn, N. Y., Application Note 200.35.

 "Solid State Electric Heating Controls," R. W. Fox and R. E. Locher, General Electric Company, Auburn, N. Y., Application Note 200.58.

"Regulated Battery Chargers Using the Silicon Controlled Retifier,"
 D. R. Grafham, General Electric Company, Auburn, N. Y., Application Note 200.33

4. "Flashers, Ring Counters and Chasers," R. W. Fox, General Electric Company, Auburn, N. Y., Application Note 200.48.

5. "Using Low Current SCR's," D. R. Grafham, General Electric Com-

pany, Auburn, N. Y., Application Note 200.19.

 "The D13T – A Programmable Unijunction Transistor Types 2N6027 and 2N6028," W. R. Spofford, Jr., General Electric Company, Syracuse, N. Y., Application Note 90.70.

7. "The Solid State Thyratron," R. R. Rottier, General Electric Com-

pany, Auburn, N. Y., Application Note 200.36.


NOTES NOTES

9 AC PHASE CONTROL

9.1 PRINCIPLE OF PHASE CONTROL

"Phase Control" is the process of rapid ON-OFF switching which connects an AC supply to a load for a controlled fraction of each cycle. This is a highly efficient means of controlling the average power to loads such as lamps, heaters, motors, DC suppliers, etc. Control is accomplished by governing the phase angle of the AC wave at which the thyristor is triggered. The thyristor will then conduct for the remainder of that half-cycle.

There are many forms of phase control possible with the thyristor, as shown in Figure 9.1. The simplest form is the half-wave control of Figure 9.1(a) which uses one SCR for control of current flow in one direction only. This circuit is used for loads which require power con-






FIGURE 9.1 BASIC FORMS OF AC PHASE CONTROL

trol from zero to one-half of full-wave maximum and which also permit (or require) direct current. The addition of one rectifier, Figure 9.1(b), provides a fixed half-cycle of power which shifts the power control range to half-power minimum and full-power maximum but with a strong DC component. The use of two SCR's, Figure 9.1(c), controls from zero to full-power and requires isolated gate signals, either as two control circuits or pulse-transformer coupling from a single control. Equal triggering angles of the two SCR's produce a symmetrical output wave with no DC component. Reversible half-wave DC output is obtained by controlling symmetry of triggering angle.

An alternate form of full-wave control is shown in Figure 9.1(d). This circuit has the advantage of a common cathode and gate connection for the two SCR's. While the two rectifiers prevent reverse voltage from appearing across the SCR's, they reduce circuit efficiency by their

added power loss during conduction.

The most flexible circuit, Figure 9.1(e), uses one SCR inside a bridge rectifier and may be used for control of either AC or full-wave rectified DC. Losses in the rectifiers, however, make this the least efficient circuit form, and commutation is sometimes a problem (see Section 9.3). On the other hand, using one SCR on both halves of the AC wave is a more efficient utilization of SCR capacity, hence the choice of circuit form is based on economic factors as well as performance requirements.

By far the most simple, efficient and reliable method of controlling AC power is the use of the bidirectional triode thyristor, the triac, as shown in Figure 9.1(f). Triac characteristics are discussed in Chapter 7. The fact that the triac is controlled in both directions by one gate and is self-protecting against damage by high-voltage transients has made it the leading contender for 120 and 240 VAC power control up to 6 KW at this writing.


9.2 ANALYSIS OF PHASE CONTROL

Rectifiers and SCR's are rated in terms of *average* current since this is easily found by a DC ammeter. Most AC loads are more concerned, however, with the *RMS*, or effective, current, which is why triacs are rated in terms of RMS current.

Figures 9.2 and 9.3 show the relationships as a function of phase-angle, α , at turn-on, of average, RMS, and peak voltages as well as power in a resistive load. Since the SCR is a switch it will apply this voltage to the load, but the value of current will depend on load impedance.

As an example of the use of these charts, suppose it is desired to operate a 1200 watt resistive load, rated at 120 volts, from a 240 volt supply. Connection of this load directly to the supply would result in 4800 watts, therefore the desired operation is at ¼ maximum power capability. We may use, for this case, either a half-wave or full-wave form of control circuit.

Starting with the half-wave case and Figure 9.2, the $\frac{1}{4}$ power point is a triggering phase angle of 90 degrees. Peak output voltage E_{PO} is equal to peak input voltage, 1.41×240 volts or 340 volts.






FIGURE 9.2 HALF-WAVE PHASE CONTROL ANALYSIS CHART

Oddly enough, the RMS voltage is .353 \times 340 volts or 120 volts. Average voltage is .159 \times 340 volts or 54 volts, which would be indicated by a DC voltmeter across the load. Since the load resistance is 12 ohms (120²/1200), peak current is 340/12 = 28.3 amperes; RMS current is 120/12 = 10 amperes; and average current is 54/12 = 4.5 amperes, which would be indicated by a DC ammeter in series with the load. Power is $E_{\rm RMS} \times I_{\rm RMS}$ (since the load is pure resistance) which is 1200 watts. Note carefully that $E_{\rm AVG} \times I_{\rm AVG}$ is 243 but is not true power in the load. The SCR must be rated for 4.5 amperes (average) at a conduction angle (180 - α) of 90 degrees. Furthermore, the load must be able to accept the high peak voltage and current, and the line "power-factor" is 0.5 (if defined as $P_{\rm LOAD} \div E_{\rm LINE} \times I_{\rm LINE\ RMS}$).

The other alternative is a symmetrical full-wave circuit, such as Figure 9.1(c), for which Figure 9.3 is used. The phase-angle of triggering is found to be 113 degrees for $\frac{1}{4}$ power. Peak voltage is .92 \times 340 = 312 volts, only a slight reduction from the half-wave case. RMS voltage is again .353 \times 340 = 120 volts. Average voltage is zero, presuming symmetrical wave form. RMS current is 10 amperes and power is 1200 watts, but peak current has been reduced to 26 amperes. To determine rating required of the two SCR's, each can be considered as a single half-wave circuit. From Figure 9.2, the average voltage, at 113 degrees, is .097 \times 340 = 33 volts. Average current in each SCR is then 33/12 = 2.75 amperes at a conduction angle of 180 - 113 = 67 degrees.

In the case of a bridged SCR circuit, Figure 9.1(e), used for this same load, the average current through each rectifier is 2.75 amperes but the average current through the SCR is 5.5 amperes, corresponding to a total conduction angle of 134 degrees.

If a triac were used, its RMS current would of course be 10 amperes with a conduction angle of 67 degrees each half cycle, for a total conduction angle of 113 degrees. This corresponds to either two SCR's in inverse parallel or one SCR and four diodes in a bridge, but the triac has reduced the power components to just one.

Of particular importance to note in the analysis charts is the non-linearity of these curves. The first and last 30 degrees of each half-cycle contribute only 6 per cent (1.5% each) of the total power in each cycle. Consequently, a triggering range from 30° to 150° will produce a power-control range from 3% to 97% of full power, excluding voltage drop in the semiconductors.

Figure 9.4 shows a large variety of SCR circuits for the control of DC and AC loads, along with the appropriate equations for voltages and currents. This information may be used in the selection of the best circuit for a particular use, and for determining the proper ratings of the semiconductors. Figure 9.4 is from reference 8, which also gives the approach for derivation of the equations shown in the chart.




FIGURE 9.3 SYMMETRICAL FULL-WAVE PHASE CONTROL ANALYSIS CHART

(a)	CIRCUIT (b)	(c) LOAD VOLTAGE WAVEFORMS	(d) PEAK FORWARD	RE	EAK VERSE LTAGE	(g) MAX. LOAD VOLTAGE (α = 0) E _D = AVERAGE D-C VALUE
NAME	CONNECTIONS		VOLTAGE ON SCR	(e) ON SCR	(f) ON DIODE	E _a = RMS A-C VALUE
(I) HALF-WAVE RESISTIVE LOAD	R \$LOAD	o de la companya de l	E	E	-	$E_{D} = \frac{E}{\pi}$ $E_{d} = \frac{E}{2}$
(2) HALF-WAVE INDUCTIVE LOAD WITH FREE-WHEELING RECTIFIER	LOAD R	ο Ε	E	Е	E	E _D = E/m
(3) CENTERTAP WITH RESISTIVE LOAD, OR INDUCT- IVE LOAD WITH FREE-WHEELING RECTIFIER	CRI LOAD		E (POSSIBLY 2E IF LOAD OPEN)	2E	E	$E_D = \frac{2E}{\pi}$
(4) CENTERTAP WITH RESISTIVE OR INDUCTIVE LOAD-SCR IN D-C CIRCUIT	CRI CRI CRI CRI	- a -	# E Jan	0	2E ON CRI E ON CR2	E _D = 2Ε/π
(5) CENTERTAP WITH INDUCTIVE LOAD (NO FREE-WHEELING RECTIFIER)	LOAD LOAD		2E	2E	-	Ε _D = $\frac{2Ε}{π}$
(6) SINGLE-PHASE BRIDGE WITH 2 SCR'S WITH COMMON ANODE OR CATHODE. RESISTIVE LOAD, OR INDUCTIVE LOAD WITH FREE-WHEELING RECTIFIER	CRI CRI CR2 LOAD		POR PI E	Ε	E (CRI AND CR2)	$E_D = \frac{2E}{\pi}$

† ASSUMES ZERO FORWARD DROP IN SEMICONDUCTORS WHEN CONDUCTING, AND ZERO GURRENT WHEN BLOCKING, ALSO ZERO G-C LINE AND SOURCE REACTANCE. INDUCTIVE d-c LOADS HAVE PURE d-c CURRENT.

FIGURE 9.4 CIRCUIT CONSTANTS OF SOME MAJOR PHASE CONTROLLED CIRCUITS FOR DC LOADS \dagger

(h)	(j)	MAX STEADY-: CURRE	STATE	MAX STEADY-S CURREI IN DIODE RE	TV	(p) ABILITY TO PUMPBACK	(q) FUNDAMENTAL FREQUENCY	(r)
LOAD VOLTAGE VS TRIGGER DELAY	ANGLE RANGE FULL ON TO	(k) (I)				INDUCTIVE LOAD ENERGY TO	OF LOAD VOLTAGE (f = SUPPLY	NOTES AND COMMENTS
ANGLE α	FULL	AVERAGE AMP	COND	AMP	FOR MAX CURRENT	SUPPLY	FREQUENCY)	
$E_{D} = \frac{E}{2\pi} \left(1 + \cos \alpha \right)$ $E_{\alpha} = \frac{E}{2\sqrt{\pi}} \left(\pi - \alpha + \frac{1}{2} \sin 2\alpha \right)^{1/2}$	180°	<u>Ε</u> πR	180°		W	- 3	f	0.300 0.300 0.300 0.000
$E_{D} = \frac{E}{2\pi} \left(1 + \cos \alpha \right)$	180°	E 2#R (LOAD HIGHLY INDUCTIVE)	180°	0.54(E / \pi R)	210°	NO	f	
$E_{D} = \frac{E}{\pi} (1 + \cos \alpha)$	180°	E #R	180°	0.26(2E \[\frac{2E}{\pi R} \)	148°	NO	2f	1000 1000 1000 1000 1000 1000 1000
19 to 1 10 to 10 t			Į.	$CRI = \frac{E}{\pi R}$	180°			CR2 NECESSARY WHEN LOAD IS NOT PURELY RESISTIVE
$E_D = \frac{E}{\pi} (1 + \cos \alpha)$	180°	2E 77R	360°	CR2=0.26(2E/πR) WITH HIGHLY INDUCTIVE LOAD	148°	NO	2f	FREQUENCY LIMITED BY RECOVERY CHARACTERISTICS OF RECTIFIERS AND SCR.
$E_D^2 = \frac{2E}{\pi} \cos \alpha$ (ASSUMING CONTINUOUS CURRENT IN LOAD)	180°	E #R	180°		18 - N	YES	21	65 TO
				$CRI = \frac{E}{\pi R}$	180°		1 A 13	WITHOUT CR2,SCR MAY BE UNABLE TO TURN OFF AN
$E_{D} = \frac{E}{\pi} (1 + \cos \alpha)$	180°	E #R	180°	CR2=0.26($\frac{2E}{\pi R}$)	148°	NO	2f	INDUCTIVE LOAD. ALSO, CR2 RELEIVE SCR'S FROM FREEWHEELING DUTY.

FIGURE 9.4 (CONTINUED)




FIGURE 9.4 (CONTINUED)

(h)	(j)	MAX	,	MAX STEADY-S	TATE	(p)	(q)	(r)	
LOAD VOLTAGE	TRIGGER ANGLE	STEADY-STAT CURRENT E IN SCR		IN DIODE RE		ABILITY TO PUMPBACK INDUCTIVE	FUNDAMENTAL FREQUENCY OF	NOTES AND	
VS TRIGGER DELAY ANGLE	RANGE FULL ON TO FULL OFF	(k) AVERAGE AMP	(I) COND ANGLE	AVERAGE AMP	COND ANGLE FOR MAX CURRENT	LOAD ENERGY TO SUPPLY LINE	LOAD VOLTAGE (f = SUPPLY FREQUENCY)	COMMENTS	
$E_{D} = \frac{E}{\pi} (1 + \cos \alpha)$	180°	<u>Ε</u> πR	180°	E πR	180°	NO	2f	DIODE RECTIFIERS ACT AS FREE-WHEELING PATH, CONDUCT ($\pi + \alpha$) DEGREES WITH INDUCTIVE LOAD.	
$E_D = \frac{2E}{\pi} \cos \alpha$ (ASSUMING CONTINUOUS CURRENT IN LOAD)	180°	E TR	180°	-	-	YES	2f	WITH RESISTIVE LOAD OPERATION IS SAME AS CIRCUIT (7)	
$E_D = \frac{E}{\pi} (1 + \cos \alpha)$	180°	2 E # R	360°	CRI = E	180°	NO	2f	CR2 NECESSARY WHEN LOAD IS NOT PURELY RESISTIVE, FREQ- UENCY LIMITED BY	
	8	πR		CR2=0.16 ($\frac{2E}{\pi R}$)	148°			RECOVERY CHAR- ACTERISTICS OF RECTIFIERS AND SCR'S	
$E_{D} = \frac{3\sqrt{3E}}{2\pi} \cos (0 < \alpha < 30^{\circ})$ $E = \frac{3E}{2\pi} [1 + \cos(\alpha + 30^{\circ})]$ $(30^{\circ} < \alpha < 150^{\circ})$	- 150°	√3E 2πR	120°	0.16 (3√3E / 2πR)	134°	NO	3f	8	
$E_{\rm D}^{-2} \frac{3\sqrt{3}{\rm E}}{2} \cos { m 2}$ cos assuming continuous current in LoAD)	150°	√3 E 2πR	120°	-	-	YES	3f	100 H	
3√3E .	8	√3F		$CRI = \frac{\sqrt{3}E}{\pi R}$	120°		245 H	WITHOUT CR2,SCR! MAY BE UNABLE T TURN OFF AN IN-	
$E_{D} = \frac{3\sqrt{3}E}{2\pi} (1 + \cos \alpha)$	180°	√3E #R	120°	CR2=0.14(\frac{3\sqrt{3}E}{\pi R}) 132°	NO	31	DUCTIVE LOAD, ALS CR2 RELIEVES SCR'S FROM FREE WHEELING DUTY	
$E_{D} = \frac{3\sqrt{3} E}{\pi} \cos \frac{1}{(0 < \alpha < 60^{\circ})}$ $E_{D} = \frac{3\sqrt{3} E}{\pi} (1 + \frac{\cos \alpha}{2} - \frac{\sqrt{3}}{2} \sin \alpha)$	120°	√3E πR	120°	$0.056 \left(\frac{3\sqrt{3}E}{\pi R} \right)$	212°	NO	6f	SCR'S REQUIRE TWO GATE SIGNAL 60° APART EACH CYCLE, ALTERNATE LY A GATE SIGNAL DURATION >60°	

FIGURE 9.4 (CONTINUED)

	CIRCUIT	(c)	(d)	PE REV	AK ERSE TAGE	(g) MAX LOAD VOLTAGE (Q = 0)	(h)	(j)	MA: STEADY- CURF	STATE	MAX STEADY-ST CURREN IN DIODE REC	T	(p) ABILITY TO PUMPBACK INDUCTIVE	(q) FUNDAMENTAL FREQUENCY OF LOAD	(r)
(a) NAME	(b) CONNECTIONS	LOAD VOLTAGE WAVEFORMS	PEAK FORWARD VOLTAGE ON SCR	(e) ON	(f) ON DIODE	E _D = AVERAGE D-C VALUE E _g = RMS A-C VALUE	LOAD VOLTAGE VS TRIGGER DELAY ANGLE @	ANGLE RANGE FULL ON TO FULL OFF	(k) AVERAGE	(1)	(m) AVERAGE AMP	(n) COND. ANGLE FOR MAX CURRENT	LOAD ENERGY TO SUPPLY LINE	VOLTAGE (f = SUPPLY FREQUENCY)	NOTES AND COMMENTS
(14) THREE-PHASE BRIDGE WITH 6 SCR'S WITH INDUCTIVE LOAD	FE+ DAD LOAD LOAD R		√3 E (I.5E IF SCR'S SHUNTED BY RESISTANCE)	√3 E	-	E _D [≈] 3√3 E	E _D ^a 3√3 E COS a (ASSUMING CONTINUOUS CURRENT IN LOAD)	120*	√3 E #R	120°		-	YES	61	SCR'S REQUIRE TWO GATE SIGNALS 60° APART EACH CYCLE, ALTERNATEI A GATE SIGNAL DURATION > 60°
AC RESISTIVE LI (I5) TRIAC OR INVERSE PARALLEL SCR'S WITH RESISTIVE LOAD		0 - 1 a -	E	Ε	-	$E_0 = \frac{E}{\sqrt{2}}$	$E_{d} = \frac{E}{\sqrt{2\pi}} (\pi - \alpha + \frac{1}{2} \text{ SiN. } 2\alpha)^{1/2}$	180°	E ₀ 2.2R OR E	180°		-	71-		WITH INDUCTIVE LOAD, LOAD VOLTAG AND CURRENT DEPEND ON \(\omega \) L/R AS WELL AS R AND \(\alpha \).
(i6) SCR INSIDE BRIDGE WITH A-C RESISTIVE LOAD	E R SCR	0-1 a -	E	0	E	$E_0 = \frac{E}{\sqrt{2}}$	$E_{\alpha} = \frac{E}{\sqrt{2\pi}} (\pi - \alpha + \frac{1}{2} \operatorname{SIN} 2\alpha)^{1/2}$	180°	E _a I.IR OR 2E #R	360°	Ε _α 2.2R OR <u>Ε</u> πR	180°	711	1	INDUCTANCE IN D-C CIRCUIT MUST BE MINIMUM, FREQUENC LIMIT DETERMINED BY RECOVERY CHARACTERISTICS O RECTIFIERS AND SCR WITH INDUCTIVE LOAD VOLTAGE AND CURRENT DEPEND ON & L/R AS WELL AS R AND

FIGURE 9.4 (CONTINUED)

9.2.1 AC Inductive Load Phase Control

The above discussion considered a phase controlled resistive load and using Figures 9.2 and 9.3 derived the required information to properly size the SCR's. In the real world most loads have some amount of inductance. Motors, solenoids; transformers and even some "resistive" heaters have inductive components as a part of their impedance. The effect of this reactance is that the RMS to average current ratio is lowered. In lowering this ratio, the dissipation of the device is also lowered and higher average currents can be safely passed through the SCR.

Figure 9.5 shows inverse parallel SCR's controlling a resistive load. Also shown are the associated current and voltage waveforms. The average current through either SCR is the average of that portion of the load-current waveform either above or below zero. It is on this waveform of current that the SCR rating is based.




FIGURE 9.5 FULL-WAVE PHASE CONTROL OF RESISTIVE LOAD

Figure 9.6 shows such a rating. This is a curve of the average current versus maximum case temperature for a 235 ampere (RMS), C180 type SCR. Note that for different retard angles (nonconducting portion of the cycle) the maximum-allowable average current differs. This is due to the form factor (RMS/avg) changing with retard angle. Figure 9.7 shows how form factor changes with retard angle for a resistive load. Let's coordinate Figures 9.6 and 9.7. Note from Figure 9.7 that at 0 degree retard angle (full-cycle conduction) the form factor is 1.57. In order to maintain the maximum rated 235 Amps (RMS), the

average current must be limited to 150 amperes average (235/1.57 = 150). At 150 degree retard angle, the form factor is approximately 4, thus dictating a maximum average current of approximately 60 Amps.





FIGURE 9.6 AVERAGE FORWARD CURRENT VERSUS CASE TEMPERATURE FOR TYPE C180 SCR

FIGURE 9.7 FORM FACTOR VERSUS RETARD
ANGLE FOR PHASE-CONTROLLED
RESISTIVE LOAD

FACTORS

If the load is slightly inductive, as in Figure 9.8, the waveforms change as shown. Note that the current waveform has been "softened" considerably. As expected, this softening improves (lowers) the form factor because the peak of the current waveform is reduced and its duration extended. Figure 9.9 shows the variation of form factor with



242

retard angle for loads of different lagging power factor. Note the significant improvement in form factor at large retard angles with a slightly inductive load. At a retard angle of 150 degrees, a 25-percent reduction (improvement) in form factor is realized by changing the load power factor from unity to 0.9 inductive; better than 15-percent reduction in form factor is realized from a 0.98 power-factor load. Form factor decreases even more for power factors less than 0.9. This improvement in average-current capability at large retard angles can be quite significant. This is particularly true when using high-current SCR's, where 10, 20 or 40 Amps of additional capability can be a substantial economic factor. With the introduction of high-voltage (1000v to 2600v) SCR's, this additional current capability represents a substantial amount of additional kva handling capability.

Now you might say, "This is all fine, but I'm still saddled with the same old rating curves." This is true, but there's a suggestion on how to use these curves when the load is somewhat inductive. The procedure for determining the approximate amount of increase is as follows:

- A. Average Current Versus Case Temperature
 - 1. Locate curve on spec sheet for retard angle in question.
 - 2. Determine new maximum average current from relationship.

$$I_{avg(max)} = \frac{I_{rms(max)}}{F \cdot PF, a}$$

where:

 $I_{rms(max)} = Maximum$ -rms-current rating of SCR (from spec sheet)

 $F_{PF,a}$ = Form factor at given lagging power factor (PF) and retard angle (α)

- 3. Draw maximum-average-current cutoff line as shown in Figure 9.10
- 4. Plot remainder of curve by determining distance X:

$$\label{eq:constraint} \text{X(°C)} = \left(\frac{\text{F}_{\text{PF},\alpha}}{\text{F}_{1.0,\alpha}}\right) \, \left(\text{T}_{\text{c(max)}} - \text{T}_{\text{c(ss)}}\right)$$

 $\mathbf{F}_{\mathbf{PF},a} = \mathbf{Form} \ \mathbf{factor} \ \mathbf{for} \ \mathbf{power} \ \mathbf{factor} \ \mathbf{and} \ \mathbf{retard} \ \mathbf{angle} \ \mathbf{in} \ \mathbf{question}$

 $F_{1.0,a} = Form factor for unity power factor and retard angle in question$

 $T_{c(max)} = Max$ allowable case temperature

 $T_{e(ss)}$ = Case temperature curve from spec sheet

B. Average Current Versus Average

Power Dissipation

- 1. Locate curve from spec sheet for retard angle in question.
- 2. Mark maximum average current on curve as previously calculated in A.2. See Figure 9.11.
- 3. Plot curve by determining distance Y:

$$Y \text{ (watts)} = \left(\frac{F_{PF,a}}{F_{1.0,a}}\right) P_{ss}$$

where:

 $P_{ss} = Power dissipation curve from spec sheet$




Figure 9.12 shows a set of actual curves for the C180 used with a 0.9 P.F. load at 150° conduction. Note the 25% improvement in current carrying capability and reduced power dissipation.





FIGURE 9.12(b)

9.2.2 Using Thyristors on Incandescent Lamp Loads

When incandescent lamps are switched on, there is a large current surge for the first several cycles. The ratio of surge or inrush to operating currents are, theoretically, inversely proportional to the filament's hot to cold resistance. Typical supply circuits of 100 to 200 kva capacity have given inrush currents of up to 25 times operating current. Time constants of inrush current decay for typical large lamps are on the order of 5 to 20 cycles of 60 Hertz line frequency.

Figure 9.13 shows a typical oscillogram of a GE 1500 watt projection lamp inrush current.



- (a) Decay of Inrush Current (Scale: 40 A/Division)
- (b) Top: Inrush Current
 Bottom: Voltage Showing Switch
 Closure at Approximately 85
 Electrical Degrees
 (Current Scale: 100 A/Division)

FIGURE 9.13 INCANDESCENT LAMP INRUSH CURRENT

From Figure 9.13 it can readily be seen that the inrush surge is an important consideration. Thyristors typically have a capability for inrush for ratios of inrush to operating current anywhere from 8:1 to 12:1. It is important to note that lamp inrushes can be considerably higher. Table 9.1 presents lamp theoretical inrush currents for several of the more common lamps. In order to allow the designer to properly allow for this inrush Table 9.2 shows a list of recommendations of which thyristors should be used for a given lamp load.

Wattage	Rated Voltage	Туре	Amps. Steady State Rated Voltage	Hot/Cold Resistance Ratio	Theoretical Peak Inrush (170 V pk) (Amps)
6	120	Vacuum	0.050	12.4	0.88
25	120	Vacuum	0.21	13.5	4.05
60	120	Gas Filled	0.50	13.9	9.70
100	120	Gas Filled	0.83	14.3	17.3
100 (proj)	120	Gas Filled	0.87	≅15.5	19.4
200	120	Gas Filled	1.67	16.0	40.5
300	120	Gas Filled	2.50	15.8	55.0
500	120	Gas Filled	4.17	16.4	97.0
1000	120	Gas Filled	8.3	16.9	198.0
1000 (proj)	115	Gas Filled	8.7	≅18.0	221.0

TABLE 9.1 Inrush Characteristics of Several Common Lamps

This table has been subdivided into four columns showing both 120 and 240 volt wattages. The table is then further divided into house wiring and industrial/commercial wiring. The house wiring column includes the limiting effect of a standard 20 ampere household circuit, whereas the industrial/commercial column assumes a zero impedance line. The final assumption of the table is that the lamps are normal incandescent lights and not high brightness types such as are used in projection systems. To use the projection bulbs the thyristor rating must be increased at least an additional 10%

		PERMISSIBLE LA	AMP WATTAGE				
	120	Volt Line	240 Volt Line				
Devices	House Wiring	Industrial/ Commercial Wiring	House Wiring	Industrial/ Commercia Wiring			
Two C103's *	60	60					
Two C106's*	150	150	300	300			
SC35/36	360	180	720	360			
SC240/241	600	250	1,200	500			
SC141	600	480	1,200	960			
SC245/246	1,000	450	2,000	900			
SC146	1,000	600	2,000	1,200			
SC250/251	1,200	600	2,400	1,200			
SC260	2,000	1,300	4,000	2,600			
Two C45/46's		3,400		7,800			
Two C50/52's	een that the	5,000	guer 9.13 ft	10,000			
Two C350's	aveidly lasve	7,500	multipolism	15,000			
Two C178's	AVIES TOWNED	12,500	EIFLIA IV ZUE	25,000			
Two C180's	a damenta fire	17,500	waynan I ()	35,000			
Two C290/1's	ds with walls	27,500	mal measurer	55,000			
Two C530's	or to wil a	50,000	all demand of	100,000			

^{*} Ballast Resistor Must Be Used In Series With Load-See Application Note 200.53.

TABLE 9.2 Maximum Lamp Wattage For Thyristors

9.3 COMMUTATION IN AC CIRCUITS

Commutation of the thyristor in AC circuits is usually no problem because of the normal periodic reversal of supply voltage. There are cases, however, which can lead to failure to commutate properly as the result of insufficient time for turn-off, or of excessive dv/dt of reapplied forward voltage, or both. Supply frequency and voltage, and inductance in load or supply, are determining factors.

Consider the inverse-parallel SCR circuit of Figure 9.14, with an inductive load. At the time that current reaches zero so that the conducting SCR can commutate (point A), a certain supply voltage exists which must then appear as a forward bias across the other SCR. The rate-of-change of this voltage is dependent on inductance and capacitance in the load circuit, as well as on reverse recovery characteristics of the SCR's. In certain cases, an L di/dt transient may be observed as the result of the SCR turning off when current drops below holding current, I_H. The addition of a series RC circuit in parallel with the SCR's, or with the load, can reduce the dv/dt to acceptable limits. The magnitude of C is determined by the load impedance and the dv/dt limitation of the SCR. The value of R should be such as to damp any LC oscillation, with a minimum value determined by the repetitive peak SCR current produced when the SCR's discharge the capacitor. Design data for dv/dt protection circuits is covered in depth in Section 16.3




FIGURE 9.14 SUPPRESSION OF DV/DT AND TRANSIENTS FOR INDUCTIVE LOAD

An alternate solution is, obviously, the use of SCR's capable of turning off in a short time with a high applied dv/dt and a high voltage. In high-power circuits, this is often the best approach because of the size and cost of adequate RC networks.

Inductive AC loads in the bridged SCR circuit of Figure 9.15 have a slightly different effect. The rapid reversal of voltage at the input terminals of the bridge rectifier not only represents a high dv/dt, but it also reduces the time available for commutation. If the rectifiers used in the bridge have slow reverse-recovery time, compared with turn-off time of the SCR, the reverse-recovery current is usually enough to provide adequate time for commutation. Where this is not practical, a series R_1C_1 circuit at the input terminals of the bridge may be used. An atlernate form of suppression is to use R_2C_2 across the SCR, which will limit dv/dt, but a resistor R_3 is then required to provide a circulating current path (for current on the order of $I_{\rm H}$) to allow sufficient commutating time. If capacitor C_2 is large, it can provide holding current to the SCR during the normal commutation period, and thus prevent turn-off until the capacitor is discharged.




FIGURE 9.15 SUPPRESSION OF DV/DT AND INCREASING TURN-OFF TIME

The inductive AC load has a similar effect upon the commutation of the triac, and the solution is to either obtain a faster triac or suppress dv/dt with an RC network. This is discussed further in Section 16.3.

Inductive DC loads often require the addition of a free-wheeling diode, D_1 in Figure 9.16, to maintain current flow when the SCR is OFF. When an inductive DC load is used in the bridge circuit, Figure 9.16(c), the inductance causes a holding current to flow through the SCR and the bridge rectifier during the time line voltage goes through zero, preventing commutation. The addition of a free-wheeling diode, D_1 , is required to by-pass this current around the SCR. The average current rating required for the diode D_1 is $\frac{1}{2}$ maximum average load current for (a) and $\frac{1}{4}$ maximum average load current for (b) and (c).




FIGURE 9.16 FREE-WHEELING DIODE BY-PASSES HOLDING CURRENT

9.4 BASIC TRIGGER CIRCUITS FOR PHASE CONTROL

Any of the relaxation oscillator pulse generators described in Chapter 4 may be adapted to phase control work. Since these are simply timing circuits, provision must be made for synchronizing them with the AC supply. This is usually done by taking the oscillator input voltage from the supply. There are many ways of connecting the various versions of the basic oscillator circuit, using the different semiconductor triggering devices and the thyristor, supply, and load circuits. Each combination has unique properties which must be considered in the selection of a circuit to perform a desired function.

9.4.1 Half-Wave Phase Control

The circuit of Figure 9.17 uses the basic relaxation oscillator to trigger the SCR at controlled triggering angles, α_t , during the positive half-cycles of line voltage. Since the adjustable resistor R_1 may go to zero resistance, diode D_1 is used to protect the triggering device and the gate of the SCR during the negative half-cycles. Certain triggering devices will permit the use of a fixed resistor R_2 instead of the diode, as will be shown later.

The waveforms of supply voltage, e, and voltage $V_{\rm C}$, across the capacitor are shown in Figure 9.18. The magnitudes of $R_{\rm 1}$, C, $E_{\rm p}$, and $V_{\rm S}$ determine the rate of charging the capacitor and the phase angle, $\alpha_{\rm t}$, at which triggering occurs. The earliest and latest possible triggering angles which can be obtained are indicated by $\alpha_{\rm 1}$ and $\alpha_{\rm 2}$ on the waveforms of Figure 9.18. If the switching current, $I_{\rm S}$ (see Chapter 4), of the trigger device is considered, the following relationships exist:

$$V_{S} = E_{p} \sin \alpha_{1} \tag{9.1}$$

and

$$V_S + I_S R_1 = E_p \sin \alpha_2 \tag{9.2}$$

Since the maximum useful value of R_1 produces triggering at α_2 , R_1 may be calculated for given values of e, C and V_8 , but ignoring I_8 for the moment, using the following equation:

$$R_1 = \frac{2 E_p}{\omega C (V_s - V_o)}$$
 (9.3)

Conversely, the peak voltage across the capacitor is

$$V_{CP} = \frac{2 E_{p}}{\omega R_{1} C} + V_{O}$$
 (9.4)




FIGURE 9.17 BASIC HALF-WAVE PHASE CONTROL CIRCUIT




FIGURE 9.18 WAVE FORMS FOR FIGURE 9.17 (WITH D, AND SUS)

Equations 9.3 and 9.4 assume a low value of V_8 compared with $E_{\rm p}$, as would be the case when using an SUS trigger device on a 120 volt AC line.

From equation 9.4 it can be seen that the residual (or initial) voltage, $V_{\rm O}$, left on the capacitor has a pronounced effect upon this simple trigger circuit. The residual voltage, $V_{\rm O}$, is usually the sum of the minimum holding voltage, $V_{\rm H}$, of the trigger, and the gate-to-cathode source voltage, $V_{\rm GK}$, which appears when the SCR turns on.

If the switching voltage is not reached during one positive half-cycle, the trigger device does not switch and a high residual voltage is left on the capacitor. The result, as shown in Figure 9.18(b) is "cycle-skipping" as the capacitor continues to charge each positive half-cycle until the trigger device switches. If the range of R_1 can be limited so that triggering always occurs each half-cycle under worst-case tolerance conditions of minimum E_p , minimum C, maximum V_s , minimum I_s , and minimum V_o , this cycle-skipping can be avoided. On the other hand, with the opposite tolerance conditions, the latest possible triggering angle may produce an unacceptable minimum power in the load.

The ultimate solution to cycle-skipping is to automatically reset the capacitor to a known voltage, V_0 , a the end of each half-cycle even though V_8 was never reached. One way of doing this is to substitute resistor R_2 in the place of diode D_2 in Figure 9.17. This causes the capacitor voltage to reverse on the negative half-cycle, yielding a nega-

tive value of $V_{\rm O}$ at the start of the positive half-cycle. If the triggering device does not conduct during the negative excursion of $V_{\rm C}$, then $V_{\rm O}$ will be predictable for any given value of $R_1.$ This connection provides one cycle for the residual voltage on C to decay, and eliminates cycle skipping. If the triggering device conducts when $V_{\rm C}$ is negative, a second diode, $D_2,$ may be used to clamp $V_{\rm C}$ to approximately -1 volt during the negative half-cycle.

If a bilateral trigger is used, such as the SBS or a Diac, the diode D_2 is not required (provided R_2 adequately limits the negative current) but V_0 , at the beginning of the positive half-cycle, will depend on the number of oscillations occurring during the negative half-cycle, hence upon setting of R_1 . Changing R_1 will make an integral change in the number of negative oscillations, hence will make step changes in V_0 . This action results in step changes in triggering angle.

Automatic reset of capacitor voltage is achieved in the circuits of Figure 9.19 by forcing the triggering device to switch at the end of the positive half-cycle. In circuit (a), resistor R_2 provides a negative current out of the gate of the SUS (see Chapter 4) when the line voltage goes negative, thus causing the SUS to switch and discharge the capacitor.




FIGURE 9.19 HALF-WAVE PHASE CONTROL WITH CAPACITOR RESET

Since the switching voltage of the unijunction transistor is a function (η) of the interbase voltage, the capacitor in circuit (b) is reset through the UJT at the end of the positive half-cycle when the interbase voltage dips toward zero.

In the preceding examples, the supply voltage for the triggering circuit collapses when the SCR turns on. This connection avoids multiple oscillations and permits decreasing R_1 to zero without damage to the control circuit. If the triggering circuit were connected directly to the supply voltage instead of to the SCR anode, a fixed resistor, approximately 5000 ohms, in series with R_1 would be required to limit current.

Since this latter connection changes the control circuit from a twoterminal to a three-terminal circuit. wiring considerations in certain applications may prohibit its use.

9.4.2 Full-Wave Phase Control

Either of the half-wave control circuits of Figure 9.19 may be used for full-wave power control by connecting them "inside" the bridge rectifier circuit shown in Figure 9.1(e). The UJT circuit of Figure 9.19(b) requires no modification for this use, but the SUS circuit (a) requires changing R_2 to 22 K ohms, adding another 22 K ohms between gate of SUS and cathode of SCR, and deleting diode D_1 . These revisions are needed to obtain the reset action of the SUS.

The most elementary form of full-wave phase control is the simple diac/triac circuit of Figure 9.20. The waveform of capacitor voltage, V_c in Figure 9.21, is quite similar to the half-wave case with the major exception that the residual capacitor voltage, Vo, at the start of each half-cycle is opposite in polarity to the next succeeding switching voltage, V_S, that must be reached. The waveform shown for V_C is a steadystate condition, triggering late in each half-cycle. If the resistor R₁ is increased slightly, the dotted waveform, Vc', shows what happens in the next cycle after the last triggering. At the start of this cycle, V₀ is the same as steady-state since the diac had switched in the preceding half-cycle. At the end of the first half-cycle, however, the capacitor voltage is just below V_S, and the diac remains dormant. This changes Vo to +Vs at the beginning of the second half-cycle. The peak capacitor voltage in the negative half-cycle is, therefore, considerably below $V_{\rm S}$, as shown earlier by equation 9.4. In all succeeding cycles $V_{\rm O} = V_{\rm Cp}$ and the peak value of V_C will then remain well below V_S until the value of R₁ is reduced.




FIGURE 9.20 BASIC DIAC-TRIAC FULL-WAVE FIGURE 9.21 WAVEFORMS FOR FIGURE 9.20 PHASE CONTROL

Once triggering has ceased, reducing R_1 will raise V_C , but when V_S is reached again and the diac switches, V_O is suddenly reduced. This action increases the value of V_C on the next half-cycle, which causes triggering to occur at a much earlier phase angle. As a result, the load current suddenly snaps from zero to some intermediate value, from which point it may be smoothly controlled over the full range from α_1 to α_2 .

The "snap-on" effect may be eliminated by using the ST4 asymmetrical silicon bilateral switch (ASBS), as shown in Figure 9.22. It was shown that the snap-on of the diac-triac phase control of Figure 9.20 was due to the fact that the capacitor was charging through a voltage of two times V_s each half cycle, but when the diac triggered the offset caused the capacitor to reach V_s earlier in the cycle. The ASBS has been designed to use this offset to an advantage. Figure 9.23 shows how this is accomplished. (Remember that the ASBS breakover voltage is about 8 volts in one direction and twice that in the other direction.) It can be seen that if R₁ of Figure 9.22 is set so that the ASBS can trigger at point A, the capacitor is essentially uncharged at the zero voltage crossing following point A. If the ASBS were symmetrical, it would indeed switch earlier in the next half cycle (at point C). But since the breakover voltage in that direction is twice that at point A, the capacitor continues to charge until point B. At this point the ASBS triggers and delivers half the capacitor's charge to the triac gate. At this time the capacitor is at the same voltage it was at before the ASBS triggered at all. The result is that the snap-on has been reduced to an almost negligible value with no increase in component count. Since some waveform asymmetry is present in the ASBS phase control circuit, its use may not be practical to drive loads where no significant dc component can be tolerated, e.g. fluorescent lamps, transformers, primaries, and the like.




FIGURE 9.22 FULL-WAVE ASBS-TRIAC CONTROL FOR NEGLIGIBLE SNAP-ON

FIGURE 9.23 WAVEFORMS OF ST4 AT SNAP-ON

Figure 9.24 shows another circuit with very little snap-on effect. This circuit uses a second capacitor, C_2 , to recharge C_1 after triggering, thus raising V_0 to approximately V_8 . The maximum, or latest, triggering angle, α_2 , with this circuit is not limited to the point where the supply voltage is equal to V_8 because the second capacitor will permit greater than 90° phase shift of V_{C1} . If, however, the diac should switch after the 180° point on the supply wave, it could very well trigger the triac at the beginning of the next half-cycle. Since this condition usually needs to be avoided, coupling resistor R_3 should be adjustable to permit compensation for wide-tolerance component values. If desired, R_3 may be set for a minimum power level in the load at maximum setting of R_1 .




FIGURE 9.24 EXTENDED RANGE FULL-WAVE PHASE CONTROL CIRCUIT

9.5 HIGHER "GAIN" TRIGGER CIRCUITS FOR PHASE CONTROL

All of the previous circuits control phase angle of triggering by a resistor. To control over the full range, from minimum to maximum power, with the simple RC timing circuit requires a very large change in the value of R, presenting a low control "gain." For manual control, this is most adequate. For systems which must perform a function, in response to some signal, the simple RC circuits are usually inadequate, although a photoconductor or a thermistor could be used for control but only over very wide range of light or temperature change.

9.5.1 Manual Control

Figure 9.25 shows a conventional, manually-controlled triac circuit with a unijunction transistor. A zener diode clamps the control circuit voltage to a fixed level, as shown in Figure 9.26. Since the peakpoint (or triggering) voltage, $e_{\rm p}$, of the unijunction transistor emitter is a fixed fraction of the interbase voltage, $V_{\rm BB}$, as indicated by the dashed curve, the capacitor will charge on an exponential curve toward $V_{\rm BB}$ until its voltage reaches $e_{\rm p}$. Assuming, for convenience, that $e_{\rm p}$ is 0.63 $V_{\rm BB}$, triggering will occur at one time-constant. Therefore, to cover the range from 0.3 to 8.0 milliseconds, the product R_2C must change by the same amount. Since C is fixed, R_2 must then be varied over a 27:1 range. Not only is this a very large range, but the transfer characteristic from R_2 to average load voltage, $V_{\rm L}$, is quite non-linear, as shown in Figure 9.27. These characteristics are usually satisfactory, however, for manual control.

Replacing the manually controlled resistor with a p-n-p transistor, shown in Figure 9.28(a), and applying a DC signal between emitter and base results in a higher current-gain but the range of base current must again be 27:1. The transfer characteristic, Figure 9.28(b), also remains non-linear.




FIGURE 9.25 CONVENTIONAL PHASE-CONTROL CIRCUIT




FIGURE 9.26 UNINJUNCTION TRANSISTOR WAVEFORMS




FIGURE 9.27 TRANSFER CHARACTERISTIC OF CONVENTIONAL CIRCUIT (FIGURE 9.25)




FIGURE 9.28 SERIES TRANSISTOR CONTROLLED RAMP

Control gain can be made very high by the use of a low resistance potentiometer, connected as shown in Figure 9.29(a). Since the exponential charging of C is very fast, and limited by the voltage-division of the pot, the transfer characteristic is again non-linear, as shown in Figure 9.29(b). If the zener clamp has any significant zener impedance, the clamped voltage will not be flat, but will have a slight peak at 90 degrees. This curvature can produce an abrupt discontinuity, or "snap," in the transfer characteristic as indicated by the dashed curve of Figure 9.29(b).




FIGURE 9.29 RESISTANCE CONTROLLED PEDESTAL

The use of an n-p-n transistor, Figure 9.30(a), will provide a high current-gain, but non-linearity and possible snap are still present, as indicated in Figure 9.30(b).




FIGURE 9.30 SHUNT TRANSISTOR CONTROLLED PEDESTAL

9.5.2 Ramp-and-Pedestal Control

If the circuits of Figure 9.25 and 9.29(a) are combined with diode coupling, as in Figure 9.31(a), the exponential ramp function can be caused to start from a higher voltage pedestal, as determined by the potentiometer. Transfer characteristic Curve 1 of Figure 9.31(b) is obtained when R_2 is set for a time-constant of 8 milliseconds. Higher




FIGURE 9.31 RESISTANCE CONTROLLED PEDESTAL WITH LINEAR RAMP

control gain is obtained (Curve 2) by making the R_2C_1 time-constant about 25 milliseconds. The voltage wave-shape observed across C_1 is

a nearly-linear ramp sitting on a variable-height pedestal, as in Figure 9.31(c). Small changes in pedestal height produce large changes in phase-angle of triggering. The linear relationship between height and phase-angle results, however, in a non-linear transfer function because

of the shape of the sine-wave supply.

Both high gain and linearity are obtained by charging C_1 from the unclamped sinusoidal waveform, as in Figure 9.32(a). This adds a cosine wave to the linear ramp to compensate for the sinusoidal supply waveform, resulting in the linear transfer characteristics shown in Figure 9.32(b). System gain can be adjusted over a wide range by changing the magnitude of charging resistor, R_2 , as indicated in Figure 9.32(c). By selecting a ramp amplitude of one volt, for example, and assuming a zener diode of 20 volts, then a change in potentiometer setting of only 5 percent results in the linear, full-range change in output.

The values shown in Figure 9.32(a) are typical for a 60 Hz circuit. The potentiometer resistance must be low enough to charge capacitor C_1 rapidly, in order to be able to trigger early in the cycle. This is the limiting factor on control impedance level. The logarithmic characteristic of diodes limits the control gain that can be achieved with a reasonably linear transfer characteristic. At a one-volt ramp amplitude, diode non-linearity is not pronounced, but a 0.1 volt ramp voltage, the




FIGURE 9.32 RESISTANCE CONTROLLED PEDESTAL WITH COSINE-MODIFIED RAMP

capacitor is charged primarily by diode current, thus obliterating the cosine-modified ramp. The sharper knee of a zener diode may be used to obtain higher gains, at the expense of requiring a higher voltage across the potentiometer. The third limiting factor is the peak-point current of the unijunction transistor. This current must be supplied entirely by R_2 and should be no higher than one-tenth the charging current on C_1 , at the end of the half-cycle, in order to avoid distortion of the waveform. The 2N2647 unijunction transistor used in the example has a maximum peak-point current of two microamperes. For cases where a lower peak point current is required, the General Electric

D13T2 (2N6028), Programmable Unijunction Transistor is available with a peak point current as low as 150 nanoamperes. The fourth limitation is the zener impedance of diode D_1 . This impedance must be very low in order to keep the peak-point voltage (triggering level) constant during the half-cycle. If this voltage changes 0.1 volt, then the ramp voltage should be on the order of 1 volt. The temperature effects on the unijunction transistor, and other components, must also be taken into consideration when attempting to work at very low ramp voltages.

In Figure 9.33(a), manual control is replaced by a bridge circuit for feedback control. Zener diode D_2 has a slightly lower zener-voltage than D_1 in order to hold the top of the clamped waveform more nearly flat. Resistors R_1 and R_2 form the voltage divider which determines pedestal height. Variation in either of these resistors can therefore provide the control function, although R_2 is generally used as the variable. Figures 9.33(b) and (c) show the use of a thermistor for temperature regulation and a photoconductor for light control, in either open-loop or closed-loop systems.




FIGURE 9.33 OHMIC-TRANSDUCER PEDESTAL CONTROL

To obtain a higher input impedance, an n-p-n transistor may be used as an emitter-follower, as shown in Figure 9.34(a). If the transistor has a current gain of 100, the values of R_1 and R_2 can be increased from 3000 ohms to 300 K ohms, thus greatly reducing power dissipation in the sensing element. This is particularly important when R_1 or R_2 is a thermistor. Resistor R_3 is required in the collector circuit of the transistor in order to limit charging current available to the UJT capacitor and thus prevent premature triggering of the UJT.




FIGURE 9.34 TRANSISTOR EMITTER-FOLLOWER CONTROL FOR AC OR DC INPUT

In many feedback-control systems, high gain and phase-shifts often produce instability, ranging from excessive overshoot to large oscillations, or hunting. The transistor permits use of a DC sensing circuit followed by an appropriate RC "notch-network" (R_1 C_1 , R_2 C_2) to produce the required degree of damping. Since the cosine-modified ramp results in a uniform, linear response, system gain is constant and proper damping is much easier to obtain than in the case of the linear ramp where gain changes with phase-angle. System gain is controlled by the ramp charging resistor (R_2 of Figure 9.32), which can be made a secondary variable through the use of a thermistor or a photoconductor. To avoid excessive loading on the DC sensing circuit, a resistor is required in series with the base of the transistor. Upper and lower control limits may be obtained by the use of diode clamps.

The capability of working from a DC control signal permits a soft-start and soft-stop circuit, shown in Figure 9.35(a). This circuit features individually adjustable rates of start and stop, good linearity, upper and lower limit clamps, and manual or resistive master phase control by means of the top clamping level. For a typical UJT peak-point of 2/3 the interbase voltage, the ramp amplitude may be set at 1/3 interbase voltage and the pedestal clamped at 1/3 and 2/3 this voltage. The resulting performance characteristic is shown in Figure 9.35(b) and (c) for this condition, with the switch turned ON at t₁ and OFF at t₃.




FIGURE 9.35 SOFT START AND STOP CONTROL

Remote control from an AC signal, such as an audio-frequency from a tape recorder or from a tachometer, or an RF carrier alone or with audio modulation, is shown in Figure 9.36. The offset voltage characteristic of a high-gain system provides immunity to noise and effectively decreases the band-width of the input resonant circuit. If offset is not desired, but high-gain is required, the input circuit may be biased, by the dotted resistors R_4 and R_5 , to a voltage just below offset. The use of a standard ratio-detector will permit control by an FM signal directly.




FIGURE 9.36 FREQUENCY-SELECTIVE AC AMPLITUDE CONTROL CIRCUIT

Alternate transistor connections are shown in Figure 9.37, providing a wide variety of performance characteristics. The emitter-follower circuit is simplified in Figure 9.37(a) for low-gain use. At high control gain (low ramp voltage) the emitter current requirement is very low, and the decrease in beta at such low currents causes excessive nonlinearity. Standard common-emitter connections for n-p-n and p-n-p transistors, Figures 9.37(b) and (c), provide lower input impedance and higher voltage gain, but require temperature compensation in high-gain applications. In addition, the n-p-n circuit of Figure 9.37(b) results in a sense inversion which may or may not be desirable. Sense inversion is also obtained in the p-n-p emitter-follower of Figure 9.37(d). The excellent performance characteristics and low cost of the 2N2923 silicon n-p-n transistor, however, make the choice of the n-p-n emitter-follower circuit attractive, particularly since the temperature changes have very little effect on operation of this circuit.




FIGURE 9.37 ALTERNATE TRANSISTOR PEDESTAL CONTROL CIRCUITS

An alternate form of the soft-start circuit is shown in Figure 9.38 using the clamping diode, D_1 , to control pedestal height on a linear ramp. Capacitor C_1 may be several hundred microfarads and is charged slowly through R_2 . R_1 continues the charging beyond emitter peak-point voltage to completely remove the effect of C_1 and to provide a discharge path when power is removed. The supply for this circuit must be obtained from the line, rather than from voltage across the triac, in order to completely charge C_1 .




FIGURE 9.38 ALTERNATE SOFT-START CIRCUIT

9.5.3 A Wide Range Line-Voltage Compensation Control

In Figure 9.39, compensation for changes in supply voltage is obtained by R_2 and C_1 which add to the zener diode voltage a DC voltage proportional to supply voltage. This is used to supply interbase voltage for the UJT. Since pedestal height is fixed by the zener diode, reducing supply voltage reduces interbase and peak-point voltages of the UJT, thus causing triggering to occur earlier on the ramp. The size of R_2 is dependent on ramp amplitude, hence upon R_5 . The voltage compensation feature does not interfere with use of the pedestal height in any other control form, such as a feedback control system. This system has been found capable of holding RMS output voltage constant within 5% for a 50% change in supply voltage. The bottom end of control is reached when supply voltage drops to desired output voltage.




FIGURE 9.39 WIDE RANGE LINE-VOLTAGE COMPENSATION CONTROL

Current feedback control can be obtained by the use of voltage across a shunt resistor, but this requires rectification and filtering when AC is to be controlled since no current flows prior to triggering. In addition, a lamp may be used as the shunt, with a photoconductor sensing lamp output. Response time of the lamp and photoconductor is generally long enough to provide filtering, and the control is on the *square* of current, hence will hold constant RMS value rather than average value. A resistor-thermistor combination will also provide RMS control. A current-transformer may be used to produce a higher output voltage signal on AC with less power loss. If power loss in the shunt is detrimental, a magnetic-flux sensitive element such as a resistance transducer or a Hall-effect element may be used in a suitable coil and core. In these magnetic-flux sensors, the output will be a function of average current.

These circuits are typical of a wide variety, based on the rampand-pedestal concept for transfer from voltage, current, or impedance level to phase-angle of triggering for SCR's. Adjustable gain, linearity, selection of high or low input impedance, and operation from a DC input signal are attractive features for use in feedback or open-loop control systems, or in special function systems.

9.5.4 3 kw Phase-Controlled Voltage Regulator

Figure 9.40 is shown here because it exemplifies a method of regulating the RMS value of an unfiltered phase-controlled voltage across a resistive load.

If the voltage across the load was fed directly back to the control circuit and compared to a reference, there would be an undervoltage error when the SCR's are off and an overvoltage when the SCR's were on. Because of this unstable condition, this hypothetical system would not regulate. To obtain regulation (average or RMS regulation), one must have a stable feedback signal as well as a reference. In Figure 9.40 this condition is met by using L₁ and R₁₆, shown within the right hand dotted box. Since the light from a lamp is fairly stable on phase control, this light generated by the load voltage and proportional to it can be used as a feedback signal that is proportional to the RMS voltage of the load. In this example the light is coupled to the photocell, P.C. (the PL5B1 is an integral lamp photocell combination designed for this and similar uses). A change in the output voltage causes a change in light and therefore a change in the photocell resistance. This change in photocell resistance unbalances the resistor bridge. The bridge unbalance then changes the pedestal level of the ramp and pedestal phase control through use of the differential amplifier consisting of Q_1 and Q_2 .




FIGURE 9.40 3 KW PHASE-CONTROLLED VOLTAGE REGULATOR

The system also has other important features which should be mentioned. For example, by placing a low resistance in series with the load and in parallel with the feedback lamp L_1 , as shown in Figure 9.41, a current regulator is formed. In this circuit, the current through the load is maintained at a constant value.




FIGURE 9.41 CIRCUIT CHANGES FOR CURRENT REGULATOR FOR FIGURE 9.40




FIGURE 9.42 SOFT-START CIRCUITORY FOR FIGURE 9.40

An additional feature is that the 3 kw load could be a lamp. This would eliminate the need for the feedback lamp L_1 . In this case the photocell could monitor, and the system would regulate, the light output of the load. If this were done, the soft-start circuit of Figure 9.41 might be necessary.

Note also C_1 and R_5 in Figure 9.40. These components constitute a "notch" network necessary for stabilization.

Figure 9.42 shows the regulation obtained by the voltage regulator with a 3 kw resistive load for a regulated true RMS load voltage of 300 volts and a nominal input line voltage of 220 volts RMS, 50 or 60 Hz.

Input Line Voltage	True RMS Load Voltage	Load Voltage Change	Response Time Less Than 100 msec. for		
220 V RMS (Nom) 190 V RMS	300 (Nom) Approx. 299.0	< (0.33%)			
250 V RMS	Approx. 299.0	< (0.33%)	step change in input		

FIGURE 9.43 TABLE OF REGULATION FOR CIRCUIT OF FIGURE 9.40

9.5.5 860 Watt Limited-Range Low Cost Precision Light Control

The system of Figure 9.44 is designed to regulate an 860 watt lamp load from half to full power. This is achieved by the controlled-half-plus-fixed-half-wave phase control method. Half power applied to an incandescent lamp results in 30% of the full light output. Consequently the circuit is designed to control the light output of the lamp from 30% to 100% of maximum.

The operation of the closed loop is straightforward with the major features being the load L_1 and L_2 , the error signal, photo cell, P.C., the feedback element, Q_2 the error detector, and R_3 the reference.

The method of obtaining the controlled-half-plus-fixed-half-wave is easily seen by realizing that D_1 and Q_1 are in inverse parallel and in series with the load. Also note that Q_1 will turn on during the positive half-cycle at a time dictated by the feedback elements, reference, and error detector located in the dotted block. Consequently, the positive half-cycle is controllable. The function of the dotted block is identical to the ramp and pedestal control of Figure 9.31. Now note that D_1 will conduct during the entire period of every negative half-cycle. Therefore, the negative half-cycle is continually applied to the load. This configuration results in a controllable positive and fixed negative half-cycle applied to the load. It is interesting to note that when D_1 conducts during the negative half-cycle it resets the unijunction firing circuit.

Again temperature and voltage stability of the dotted block is achieved by Z_1 , common voltage references, and the stability of the unijunction.

This method of phase-control results in an unsymmetrical wave with a resulting DC component. Therefore, this waveform is not suitable for transformer-fed loads.

The system will regulate the light level to within $\pm 1\%$ for a $\pm 10\%$ change in amplitude of the supply voltage.




FIGURE 9.44 860W, LIMITED RANGE, LOW-COST PRECISION LIGHT CONTROL

9.6 TRIGGER CIRCUIT FOR INDUCTIVE AC LOADS

Inductive AC loads present two basic requirements of the trigger circuits in order to provide symmetry and proper control: a) synchronization must be obtained from the supply voltage rather than SCR voltage; b) the trigger signal must be continuous during most of the desired conduction period. Figure 9.45 shows a trigger circuit specifically designed to meet these requirements.

Unijunction transistor Q_1 is connected across the AC supply line by means of the bridge rectifier, CR_1 through CR_4 , thus permitting Q_1 to trigger on both halves of the AC cycle.




FIGURE 9.45 TRIGGER CIRCUIT FOR PHASE CONTROLLED SCR'S FEEDING INDUCTIVE LOAD

The time constant of potentiometer R_2 in conjunction with capacitor C_1 determines the delay angle α at which the unijunction transistor delivers its first pulse to the primary of pulse transformer T_2 during each half-cycle. These pulses are coupled directly to the gates of SCR₃ and SCR₄. Whichever of these SCR's has positive anode voltage during that specific half-cycle triggers and delivers voltage to its respective main SCR, firing it in turn. The low voltage AC supply for the "pilot" SCR's (SCR₃ and SCR₄) is derived from a "filament" type transformer T_1 . Zener diodes CR₅ and CR₆, in conjunction with resistors R_5 and R_6 , clip the AC gate voltage to prevent excessive power dissipation in the gates

of the main SCR's. The RC networks $(R_7-C_2 \text{ and } R_8-C_3)$ also limit gate dissipation in the main SCR's while delivering a momentarily higher gate pulse at the beginning of the conduction period to accelerate the switching action in the main SCR's.

If electrical isolation of a DC control signal from the AC voltage is required, the entire unijunction trigger circuit with its bridge rectifier and associated components can be connected to an additional secondary winding (approximately 110 volts) on transformer T₁. Total loading of this particular part of the circuit is less than 30 milliamperes. Of course, low level phase control signals for SCR₃ and SCR₄ can be secured from other circuits than the specific one shown, but this is incidental to the main objectives: driving SCR₁ and SCR₂ from a square wave source synchronized to the AC line.

Figure 9.46 is a smaller and lower-cost version of the inductive load phase control. The bridge rectifier $D_1\text{-}D_4$ supplies power to the UJT trigger circuit and supplies holding current to the SCR. If triggering should occur prior to turn-off of the triac, the SCR will be turned on and held by current through R_1 . When the triac turns-off at a current zero, triac gate current will flow, depending on polarity, through D_5 or D_6 , the SCR, and D_4 or D_2 , thus re-triggering the triac. At the expense of higher voltage diodes and SCR, this circuit eliminates all transformers with their attendant cost, size and weight.




FIGURE 9.46 FULL-WAVE PHASE CONTROL FOR INDUCTIVE LOADS

For higher power-factor inductive loads, and where a small dissymmetry is permissible, the two-capacitor diac/triac circuit of Figure 9.24 may be used, with the load connected in the alternate position shown in that circuit. When R₁ is small, calling for maximum power, the trigger circuit supply is essentially the voltage across the triac, hence cannot attempt to trigger before commutation. When R₁ is large, the trigger circuit is largely powered from the supply voltage, thus providing good symmetry and very little DC component of load current.

9.7 PHASE CONTROL WITH INTEGRATED CIRCUITS

Up to this point the trigger circuits described have been fairly simple and straightforward, but it can be seen that the component count can get rather high. To achieve high performance the component tolerancy can cause the design to become cumbersome and expensive. To simplify design, while maintaining high performance, General Electric has designed and marketed a unique monolithic integrated circuit, the PA436 integrated phase control trigger circuit.

9.7.1 The PA436 Monolithic Integrated Phase-Control Trigger Circuit

Several phase control I.C.'s are available. All utilize the basic principles of the obsolete PA436 circuit, which is used as a general example in the following discussions.

The PA436 was a high-gain trigger circuit for phase control of triacs or SCR's. It was specifically intended for the speed control of AC induction motors, but can also be used on purely resistive loads such as incandescent lamps. This circuit accepts a thermistor signal for temperature control of fans and blowers, or a DC tachometer signal for feedback speed regulation. Adjustable gain, zener-regulated voltage, ambient temperature compensation, and inductive load logic are primary attributes of this integrated trigger circuit.

The PA436 converts an analog input signal to a phase-controlled pulse for triggering thyristors. The signal is compared with a reference




FIGURE 9.47 RAMP AND PEDESTAL WAVEFORM

and the phase-angle of triggering is obtained by use of the ramp-andpedestal technique described earlier in this chapter.

Figure 9.47(a) shows the typical ramp-and-pedestal waveform, with positive cosine ramp, as is used in unijunction transistor phase control circuits. The PA436 operates with a negative cosine ramp, as shown in Figure 9.47(b), but with a positive pedestal and reference.

A positive input signal establishes the pedestal level and a triggering pulse is generated when the ramp crosses the reference level. A decrease in signal produces a lower pedestal level and therefore, an earlier triggering pulse, hence an increase in load voltage. The "gain" of this type of control can be expressed in terms of change in load voltage per unit change in signal voltage. For convenience in measurement, using a rectifier type voltmeter, the load voltage is usually expressed as the full-wave-rectified average value. Alternate expressions of "gain" use either the absolute or relative change in signal required to shift the triggering angle from 150° to 30°, which represents changing power in a resistive load from 3% to 97% of full power. The absolute change in signal level required for this triggering range is the same as the ramp amplitude. The relative change in signal is the ratio of ramp amplitude to reference level, usually expressed as a percentage. Since the full range of power is covered by a smaller range of triggering angles with inductive loads, the load power factor can change gain upwards by as much as twice.

Inductive loads, such as induction motors, require a certain logic in the triggering circuit in order to achieve reasonable symmetry between the positive and negative portions of the alternating voltage. The PA436 provides this inductive-load logic by taking the time reference for the ramp-and-pedestal waveform from the zero crossing of line voltage and by a lock-out gate that prevents trigger pulses from occurring before the zero crossing of line current.




FIGURE 9.48 BLOCK DIAGRAM, PA436 PHASE CONTROL IC

The block diagram of Figure 9.48 shows the functions performed within the PA436. The DC input signal establishes a pedestal level to which is added a negative cosine ramp that is derived from the supply voltage and is externally adjustable. The resulting waveform is com-

pared with a zener regulated reference wave in the differential comparator which produces an output signal when the ramp is below the reference level. The lock-out gate blocks this signal from the trigger pulse generator until after line current has passed through zero and voltage has appeared across the triac.




FIGURE 9.49 CIRCUIT DIAGRAM, PA436 PHASE CONTROL IC

The internal circuit of the PA436 is shown in Figure 9.49, along with a typical external circuit. Operating supply voltage for the circuit is obtained from the AC line through current-limiting resistor $R_{\rm S}$ and the bridge rectifier, and is clamped by the zener diode $D_{\rm 9}$ through transistor Q_{13} and diode $D_{\rm 8}.$ The clamped waveform appearing between terminals 1 and 10 is the supply for the pedestal and reference levels. Note that virtually all circuit current returns through resistor $R_{\rm 7}$ and diode $D_{\rm 7},$ and that this current waveshape is a full-wave rectified sinusoid.

A DC signal, such as from external divider R_A and R_B , charges external timing capacitor C_g to the pedestal level through the p-n-p emitter-follower Q_{12} , supplemented by Q_{11} , with current limited by R_6 . Capacitor C_g continues charging by a half-sine-wave current through Q_{10} and external emitter resistor R_g , forming the cosine ramp. This current waveshape is obtained by the voltage drop of supply current through R_7 , applied to the base of Q_{10} . Amplitude of the ramp charging current is determined by the external emitter feedback resistor R_g , hence this resistor value establishes ramp amplitude. Diode D_7 compensates for the base-emitter voltage of Q_{10} .

The reference voltage level is obtained directly from the zenerclamped supply voltage by divider resistors R₁, R₂ and R₃. Reference voltage is brought out on terminal 2 and can be modified, if necessary, by external resistors to terminals 1 or 10. The differential amplifier Q_3 , Q_4 and Q_5 , compares capacitor voltage to the reference voltage. The Darlington connection of Q_4 and Q_5 , in addition to presenting a high impedance to the timing capacitor, provides an extra base-emitter voltage offset to compensate for the base-emitter drop of the pedestal emitter-follower Q_{12} . The apparent reference level (i.e. the voltage required at terminal 12 to trigger at the beginning of the ramp) only differs from the voltage at terminal 2 by the relatively small differences in base-emitter voltages of Q_3 , Q_4 , Q_5 , and Q_{12} .

Common mode current of the differential comparator, through D_5 and R_4 , is controlled by the lock-out gate D_6 , Q_7 , Q_8 and Q_9 . When load current is flowing through the triac, there is insufficient base drive on either Q_8 or Q_9 to enable conduction of common-mode current, hence the comparator is inhibited from producing an output signal to the trigger. When voltage appears across the triac, current through external resistor R_I enables the lock-out gate and permits normal functioning of the comparator. The value of R_I determines the triac voltage

required to enable the comparator.

Trigger pulses are generated by the bilateral switch formed by Q_1 and Q_2 which discharge the external capacitor C_1 into the gate of the triac, Q_1 and Q_2 are triggered by conduction of Q_3 , in the comparator, when the ramp voltage drops below the reference level, but only if common mode current can flow through the lock-out gate. Since the trigger pulses alternate with the same polarity as the AC line voltage, they are ideally suited for triggering triacs directly, or pairs of SCR's through a 1:1 pulse transformer.

In order to avoid a carry-over of information from one half-cycle to the next, the timing capacitor must be reset to a fixed level at the end of each half-cycle. This reset function is accomplished by Q_6 which is biased off by dividers R_1 , R_2 and R_3 until supply voltage approaches zero. The capacitor voltage then provides a base drive to Q_6 , thereby

discharging the capacitor to the base-emitter voltage drop.

9.7.2 Circuit Design With the PA436

Selection of external circuit components is based upon the ratings and characteristics of the PA436, as follows:

R_S: Minimum value is peak line voltage divided by supply current peak rating (I₅₋₆). Maximum value must supply sufficient current to obtain zener clamping over desired triggering range, including current to external loading between terminals 1-10 and 14-10.

C₁: Must store sufficient charge to trigger the external thyristor. 0.1 μf will trigger all GE triacs. Peak discharge current must be limited to pulse rating I₃.

 R_{TG} : The current limiting resistor (R_{TG}) of 82 ohms is used to limit the peak trigger pulse output current to its maximum rating of 150mA.

R_I: Minimum value is peak line voltage divided by enable current peak rating, I₉. Maximum value must supply the maximum characteristic enable current over the desired triggering range.

 C_g : Select to produce desired gain from peak sinusoidal ramp R_g : current specification, I_{13} ramp. Calculate the cosine ramp amplitude by:

$$V_{ramp} = \left(\frac{2 I_{13}}{\omega C_g}\right) \left(\frac{10,000}{R_g}\right) \text{volts}$$

To this cosine ramp amplitude there must be added a linear ramp amplitude which is caused by the comparator darlington base current, $I_{13 \text{ bigs}}$, where

$$V_{ramp} = \frac{7 \; I_{13}}{C} \times 10^{-3} \text{ volts}$$

Normal range of values for C_g is from 0.1 μF to 0.01 $\mu F,$ and R_σ from 7.5k to 100k ohms.

R_A: Normal range of (R_A + R_B) is 10k to 200k ohms. Lower
 R_B: values can produce excessive loading on the supply. Higher values limit charging current for C_g and cause a peak at the leading edge of the pedestal that reduces control gain at the earlier triggering angles. Current gain of the pedestal emitter follower determines this effect.

DC Control Signal Source: When a self-contained DC source is used, such as a tachometer, it should be well filtered and have an output impedance between 2k and 100k ohms. Where a DC supply voltage is needed to create the control signal, a filter capacitor may be connected between terminals 10 and 14. Loading on this capacitor should be 10k ohms or higher to minimize charging current. When such a filter capacitor is used, care should be taken to ensure that triggering cannot occur before the capacitor is charged to zener voltage each half-cycle. This can generally be handled by proper selection of enable current through R_I and/or by adding a small capacitance between terminals 9 and 6 for a slight phase shift of enable current.

RF Interference Filters: See Chapter 16. dv/dt Suppression Circuits: See Chapter 5.

9.7.3 PA436 in High Power Circuits

When using the PA436 in higher power circuits it is usually necessary to provide a means of gate coupling and gate pulse amplification. The circuits of Figure 9.50 show five different methods.

For circuits using an SCR-diode pair, Circuit A is the simplest. The circuit uses SCR_2 as a pilot SCR to deliver adequate gate current to SCR_1 , the main load current SCR. The capacitor C_1 provides a hard fire gate signal to allow the circuit to be used for circuits with high load current di/dt's.

The circuits B, C and D are for inverse parallel SCR's. Since the PA436 was designed specifically to trigger triacs a triac can in some cases be used as the pilot SCR. Circuit B shows this type of connection. The two A14F diodes prevent reverse gate voltage from appearing on the reverse biased SCR. Circuit C operates in much the same way as B

only in C the triac has been replaced by a transformer with the triac in its secondary. In this manner the triac circuit can be used regardless of how high the line voltage becomes.

Circuits D and E use SCR's as the pilot and coupling devices. Circuit D uses a single SCR as a remote base transistor on the negative half cycle to provide gate current to SCR₂. Circuit E provides for hard firing of the load carrying SCR's at the expense of two pilot SCR's and a pulse transformer.




FIGURE 9.50 GATING CIRCUITS FOR HIGHER CURRENT SCR'S TRIGGERED BY THE PA436

9.8 TYPICAL PHASE-CONTROLLED CIRCUITS FOR DC LOADS

Figure 9.51 illustrates the use of SCR's in a typical single phase center-tap phase-controlled rectifier. By varying R_7 , the DC voltage across the load can be steplessly adjusted from its maximum value down to zero. As in the AC phase-controlled switch, a single UJT (Q_1) is used to develop a gate signal to fire both SCR's on alternate half-cycles. Whichever of the two SCR's has positive anode voltage at the time the gate pulse occurs will fire, thus applying voltage to the load for the remainder of that half-cycle. The firing angle can be adjusted by means of R_7 . At 60 Hz, the firing angle of this circuit can be varied from approximately 10° to 180° (fully off).

If the secondary voltage applied to the SCR anodes is less than approximately 100 volts RMS, a separate voltage supply should be used for the UT control. In Figure 9.51 an additional 117 VAC wind-

ing on T_1 in conjunction with a diode bridge CR_4 – CR_7 can be substituted for CR_1 , CR_2 , and R_1 if the main secondary voltage is low. A more steeply rising square wave of voltage with sufficient amplitude is thereby provided for control purposes. If the load requires filtering, inductance L_1 and free-wheeling diode CR_8 may be added, as shown.




FIGURE 9.51 PHASE-CONTROLLED DC POWER SUPPLY

When feedback is required a somewhat more elaborate circuit is required. In order to keep the component count within reasonable limits, the circuit of Figure 9.52 was designed. It uses the PA436 inte-




FIGURE 9.52 IC CONTROLLED REGULATED DC POWER SUPPLY

grated circuit phase control which is explained in the previous section, in conjunction with two SCR's. The feedback is obtained from the resistor divider of R_A , R_B , and R_2 . When the voltage at pin twelve (12) of the PA436 drops below the set point the phase firing angle is increased to deliver more power to the load. The components can easily be tailored to almost any voltage and current output desired.

9.8.1 A 1.2 KW, 60 V Regulated DC Power Supply

Figure 9.53 shows a regulated DC power supply which utilizes a cosine modified ramp and pedestal control. Unlike the previous circuits, this circuit uses two diodes (CR_1 , CR_2) and two SCR's (SCR_1 , SCR_2) to form the main current path. This allows the use of a con-center-tapped transformer. By phase controlling the SCR's, control can be maintained from 7 to 21 volts or 21 to 60 volts by changing the turns ratio of T_8 ; with a maximum load of 20 amperes in each range.

The function of the feedback element (R_1) , reference (CR_9) , and error detector (Q_3) , all located in the dotted block, is to provide regulation by properly phase controlling the SCR's. The basic operation of the dotted block is very similar to Figure 9.33. By comparing a portion of the DC output voltage, as sampled by the wiper of R_1 , with the stable reference of CR_9 , an error is generated by Q_3 . Consequently by adjusting R_1 clockwise, the regulated output will increase until it reaches its maximum value. At maximum output, of course, the system has no regulating ability. The minimum amplitude is fixed by CR_9 .

A lower voltage CR₉ could be used which would allow a lower minimum output voltage.

The dotted block incorporates some interesting features. For example, the cosine-modified ramp and pedestal allow the use of the gain pot $R_{12}.$ This should be adjusted for maximum regulation, overshoot, etc. Also note that the combination of $CR_{10},\,R_{11}$ and C_4 constitutes a soft-start circuit. This feature protects the supply when starting under heavy loads. In addition, stability of the dotted block is achieved by CR_8 , CR_9 , the differential amplifier of Q_1 and Q_2 , common voltage points and the unijunction $Q_3.$

Figure 9.54 shows the performance of the supply. The response times could be reduced if desired at the expense of increased ripple.




FIGURE 9.53 1.2KW, 60V REGULATED DC POWER SUPPLY

Load Voltage volts DC	Ripple - 120 Hz millivolts peak-to-peak	Response Time milliseconds	Load Regulation Percentage	T ₁ Ratio
10	40 at 2.5 Amps I _I , 70 at 20 Amps I _I ,	100 - 2.5 to 20 Amps 100 - 20 to 2.5 Amps	2% for 2 to 10 Amps I _L .03% for 10 to 20 Amps I _L	4:1
15	60 at 2.5 Amps I ₁ , 360 at 15 Amps I ₁ ,	iort f <u>odi</u> nos Ibil živ	es, the circuit will deb	4:1
20	40 at 2 Amps I _L 880 at 20 Amps I _L	200 - 2 to 8 Amps I _L 150 - 8 to 2 Amps I _L No Check for V _{Line}	1% for 2 to 8 Amps I _L . 2% for 8 to 20 Amps I _L . ±½% for ±15% Swing in V _L :ne at input to T 10 Amp Load	4:1
25	800 at 20 Amps		2% for 2.5 to 10 Amps I _L 1% for 10 to 20 Amps I _L	2:1
40	700 at 20 Amps	200 - 3 to 20 Amp II.	1/2% for 3 to 20 Amps I _L 1/2% for 3 to 8 Amps I _L	2:1
50	200 at 10 Amps		$\pm 0.4\%$ for $\pm 15\%$ Swing in $V_{\rm Line}$ at input to T I _L $= 10$ Amps	2:1
60	500 at 20 Amps 280 at 12 Amps	150 - 2.5 to 12 Amps I _L 75 - 12 to 20 Amps I _L	2% for 2.5 to 12 Amps I _L 1.5% for 12 to 20 Amps I _L	2:1

FIGURE 9.54 PERFORMANCE OF FIGURE 9.53

9.9 POLYPHASE SCR CIRCUITS

The use of controlled rectifiers is by no means limited to singlephase AC circuits. They may be used in polyphase circuits just as conventional two element semiconductor rectifiers. Regardless of the particular circuit configuration the two basic requirements that must be met are the supplying of a trigger turn-on signal at the appropriate time and provision in the circuit external to the controlled rectifier for turn-off.

With regard to turn-off, the reversal of the line voltage across the device in common rectifier circuit configurations will return the controlled rectifier to a forward blocking state; this is often referred to as line commutation. On commutating, the rectifier is subjected to reverse voltage which facilitates the turn-off process. For this reason, common AC rectifier circuits do not impose unusual turn-off requirements on the controlled rectifier as do certain types of inverter or DC chopper circuits in which forward voltage is reapplied to the controlled rectifier immediately following turn-off. However, depending on the amount of phase retard the controlled rectifier and its associated rectifiers may be subjected to full peak reverse blocking voltage immediately after having conducted full rated current. This type of service is conducive to the generation of recovery voltage transients, Particularly, in cases where SCR's are used in series in a leg of such a circuit, steps must be taken to force proper sharing of these transients between all the devices in the leg. This is discussed more fully in Chapter 6.

The question of utilizing controlled rectifiers in polyphase circuits involves providing appropriately timed triggering signals in accordance with the type of circuit used and the degree of phase control required. For example, the circuit of Figure 9.55 shows the popular three phase bridge circuit in which the forward legs are controlled and the back legs consist of uncontrolled conventional two terminal rectifiers. This circuit will give full continuous control from zero to 100% of its DC output when triggering signals capable of being phase shifted over 180 electrical degrees are supplied as shown in Figure 9.56(a).

The triggering circuit discussed in Section 9.9.2 will provide such triggering signals. If triggering signals are supplied as shown in Figure 9.56(b) such that they can be phase-shifted over 120 electrical degrees, the circuit will deliver full control from about 25% to 100% of full output power to the load. A circuit to do this is discussed in Section 9.9.1.




FIGURE 9.55 THREE PHASE BRIDGE CIRCUIT WITH THREE CONTROLLED LEGS

In some special cases it is desirable to control all six elements of the three phase bridge circuit. Regenerative braking of a DC machine where either field or armature reversing is provided is an example of such a case. For this case, triggering signals capable of being phase-shifted over 120 electrical degrees must be supplied as shown in Figure 9.56(c).




FIGURE 9.56 TRIGGERING PULSES FOR THREE PHASE BRIDGE CIRCUIT

9.9.1 Simple Three Phase Firing Circuit (25% to 100% Control)

This section describes a simple three-transistor SCR firing circuit that provides stepless control of the DC output voltage from a three-phase bridge between 25% and 100% of maximum output voltage, and also full interruption of output voltage. Means are incorporated to provide automatic compensation for line voltage fluctuations and for phase unbalance without closed-loop feedback.

This circuitry is readily applicable wherever stepless control is not required over the full range from zero to 100% of the maximum DC output voltage. Its main features are its simplicity, low cost, compactness, and reliability. Its inherent characteristics provide symmetrical output in all three phases without the need for special matching and adjustment of individual circuits, and the circuit is insensitive to power factor or phase reversal. It lends itself readily to electrical feedback techniques and does not require a separate control voltage supply. No magnetic components are needed.




FIGURE 9.57 SIMPLE THREE PHASE FIRING CIRCUIT

Figure 9.57 illustrates the complete firing circuit. CR_1 supplies positive line voltage to the control circuit whenever the anode voltage on an SCR swings positive with respect to the positive DC bus. This voltage is clipped at 20 volts by zener regulator CR_2 and supplies a conventional unijunction transistor relaxation oscillator firing circuit of a type described in detail in Chapter 4. R_2 controls the firing angle of Q_1 by regulating the charging rate to capacitor C_1 . The pulse of voltage developed across R_9 as unijunction Q_1 discharges C_1 is coupled simultaneously to the gates of all three controlled rectifiers, SCR_1 , SCR_2 , and SCR_3 , through R_{10} , R_{11} , and R_{12} . Whichever SCR has the most positive anode voltage at the instant of the gate pulse starts conduction at that point.

The circuit composed of transistors Q_2 and Q_3 prevents Q_1 from firing at any delay angle greater than 120° . If triggering pulses are retarded beyond 120° , the output voltage rises abruptly to 100% as the following phase is fired at the beginning of its cycle. Q_3 is an independent unijunction oscillator which initiates its timing cycle at the same instant as Q_1 . R_1 is set at a fixed value so that Q_3 fires at an angle slightly less than 120° . Two modes of operation are possible:

1. If Q_1 triggers before retard angle $\delta = 120^\circ$; it fires the SCR whose positive anode voltage is providing the interbase bias for the unijunctions through CR₁. Firing this SCR shorts the control circuit supply voltage. The interbase bias voltage of Q_3 drops to zero, causing Q_3 to fire and discharge C_2 in preparation for the next cycle. This is the mode of operation when Q_1 is

- controlling the DC output voltage between 25% and 100% of maximum. In this mode, Q_2 and Q_3 have no effect on the functioning of the bridge.
- 2. If Q_1 is delayed beyond $\delta = 120^\circ$, Q_3 fires, discharging C_2 through the base-emitter junction of Q_2 , saturating this device, and discharging C_1 through Q_2 . This alternate mode of discharging C_1 does not impose a pulse on the SCR gates, and the DC output voltage is therefore zero in this mode.

Instead of mechanical manipulation of potentiometer R_2 to control the DC output voltage, electrical signals can be used to control the output by inserting a transistor in series with R_2 in the charging path for C_1 , or alternately a transistor in shunt with C_1 . Both methods are readily useful in conjunction with feedback systems and are described in Chapter 4, and in Section 9.5.

The success of this circuit depends on Q_3 maintaining its firing angle at slightly less than 120°. For this reason, base 2 of unijunction transistor Q_3 is connected through R_5 to a point separated from the clipped and regulated voltage across CR_2 by resistor R_8 . This acts to maintain the timing cycle of Q_3 fixed at slightly less than 120° regardless of normal line voltage variations. Without this precaution, a drop in line voltage would make Q_3 fire at a somewhat greater angle than 120° due to the lesser slope on the front of the clipped sine wave voltage being applied to R_1 .

R₈ serves another useful purpose. By connecting base 2 of unijunction transistor Q₁ to the top of R₈, a marked degree of regulation of the DC output voltage is provided for AC line voltage fluctuations. If the line voltage rises, the interbase bias voltage and therefore the peakpoint emitter voltage on Q₁ rises depending on the setting of R₈. Since the emitter charging circuit through R₂ is conneced to the fixed voltage across regulator CR2, the firing angle is phased back and the output DC voltage is maintained constant. For a decrease in line voltage, this action advances the firing angle to maintain the output constant. This inherent action is instantaneous and does not depend on a change in the actual output voltage to take corrective action. Where unequal phase voltages exist, this circuit also acts to balance the contribution of the individual phases to the DC output voltage, thus reducing the fundamental frequency ripple content in the DC. Since the compensation provided by R₈ is not constant at all firing angles, R₈ should be adjusted for optimum action near the voltage level at which operation will normally take place.

With a three-phase 117 VAC supply, the circuit in Figure 9.57 can be varied steplessly over DC output voltages from 40 volts to 150 volts DC, a range of 3.75 to 1. It can also be turned off completely. With line voltage variations of $\pm 10\%$, R_8 can be adjusted to provide essentially constant DC output voltage at both extremes of line voltage. Test data with $R_8=350$ ohms, with 10 ohms of load, and with G-E C35B cells as the SCR's showed that for a variation in AC line input voltage from 130 volts to 100 volts the DC output varied from 93 volts to 92 volts.

9.9.2 Full Range Three Phase Control System

Figure 9.58 illustrates a phase-controlled circuit for a four wire AC system feeding three wye-connected transformers. One pair of SCR's is connected in series with each of the lines and the transformer neutral is connected to the system neutral. Trigger circuits similar to the single phase type are connected from line to neutral of each phase. For illustrative purposes, a unijunction transistor is used to trigger the pilot SCR's. So that all three trigger circuits can be controlled simultaneously with a single adjustment or electrical signal, each unijunction circuit is isolated from the power circuit by a transformer T₃. This permits the three unijunction circuits to be electrically inter-connected at any convenient point. Several variations for controlling the three unijunctions from a master signal are shown in Figure 9.59. The most suitable type depends on whether manual or electrical control is desired, also the magnitude and impedance level of the available master control signal.






FIGURE 9.58 PHASE CONTROL FOR THREE PHASE, FOUR WIRE POWER SYSTEM FEEDING WYE CONNECTED TRANSFORMERS








FIGURE 9.59 CONTROL CIRCUITS FOR THREE PHASE CIRCUIT OF FIGURE 9.58

Adjustments are provided in each unijunction circuit for establishing symmetrical firing between the phases. R_4 in each circuit is set so that all three unijunctions trigger at the same emitter voltage (voltage across C_1 and primary of T_2). R_2 is then adjusted for equal tracking of all three phases to a single control signal, such as the manual control setting in Figure 9.59(a).

Proper operation of the circuit of Figure 9.58 requires significant currents to be carried in the neutral connection and care must be taken in designing the power conductors and supply for this purpose. This circuit will not work over the complete voltage range with a delta connected transformer. Neither will it provide smooth control of the load voltage without the neutral connection between the supply and the wye connected transformers. In either of these two cases discontinuities in the load voltage occur as the control signal is varied.

9.9.3 Use of Phase Control Integrated Circuit in Three Phase Circuits

Again we will use the obsolete PA436 as an example of the basic principles of three phase control with I.C. phase control circuits.

Due to the temperature compensation built into the most I.C. phase control circuits they are suitable for controlling three phase circuits. Over a 25°C temperature range, tracking of three PA436's can easily be held to within a firing angle error of less than 5 electrical degrees. However, minor variations of the PA436 results in some dissymmetry of the positive and negative firing angles. For the control of inductive loads, it is therefore recommended that the PA436 be used in a single polarity pulse mode.

Figure 9.60 shows the PA436 being used in the lines of a delta or wye connected load. To obtain smooth control, it is necessary to use an SCR-rectifier combination as shown. This is necessary since the SCR-SCR combination requires either long gate pulses or a trigger sequence as shown in Figure 9.56(c) when used on a three wire system. With point "0" connected to a four wire system's neutral point the use of an SCR pair is mandatory. The neutral provides a path for the current during operation at short conduction angles. The control input circuit for the three PA436's is discussed below. R_5 is used to establish an artificial neutral in conjunction with C_2 which provides a phase to neutral voltage which can be used as a reference for the system.

A DC power supply application for the PA436 is shown in Figure 9.61. This circuit has the same power circuit as that of Section 9.9.1, but since three separate triggers are used smooth control can be achieved from 3 to 97% of full power. It should be noted that Pins 10 and 6 are not connected together. These terminals are not common to one another within the PA436 and may never be tied together. Since a different voltage exists at these two points the PA436's can never share a common control input and timing voltage for all three phases. Note also that the control input Pin 10 of phase 1 is not tied to the corresponding pins of phases 2 and 3. Again because each phase's Pin 10 is at a different potential than the common Pin 6.

To provide control for three isolated PA436's three floating do power supplies are needed. Figure 9.62 shows one way of accomplishing this. The PA237 is a high gain ac amplifier with sufficiently low output impedance to drive the three supplies. It can be driven directly from an ac error signal or a dc error signal which modulates the ac reference source by means of a field effect transistor. The control time constant is limited by the filters needed for the three independent




FIGURE 9.60 PHASE CONTROL OF THREE PHASE CIRCUITS CONTROLLING LINE CURRENTS




FIGURE 9.61 THREE PHASE DC POWER SUPPLY USING PA436's

power supplies. If for closed loop applications a shorter time constant is desired the reference AC frequency should be raised. This will reduce the needed R-C filter time constant on each supply and yet maintain the same filtering action.

In order to insure proper tracking of the control trigger angles between phases, gain and reference adjustments are needed on two phases. They are shown on phases A and B as potentiometers R_{10} and R_{13} in phase A and R_{21} and R_{24} in phase B.




FIGURE 9.62 THREE PHASE FLOATING POWER SUPPLY CONTROL CIRCUIT USING AUDIO POWER AMPLIFIER FOR CONTROL OF PAAS6'S.

The three floating power supplies can be powered from a PA436 and a SC235D triac as shown in Figure 9.63. The circuit uses the PA436 in a single phase mode which provides smooth continuous control of the AC voltage supplied to the three floating DC supplies.




FIGURE 9.63 THREE PHASE FLOATING POWER SUPPLY CONTROL CIRCUIT USING PA436 FOR PHASE CONTROL

There may be applications where it is desirable to common the control inputs of the PA436's and float only the AC timing line voltages as shown in Figure 9.64. This would provide rapid response to control input variations at the expense of necessitating three pulse transformers and three control transformers to provide the AC timing line voltages.

Figure 9.64(a) as shown is suitable only for resistive loads since its lockout circuit is not sensing SCR pair voltages. Figures 9.64(b) and (c) provide for inductive load operation by means of light coupling between the SCR pair and the PA436's. This is accomplished by means




FIGURE 9.64 VARIATIONS OF PA436 POLYPHASE CIRCUIT FOR COMMON INPUT

of a neon bulb placed across each SCR pair and coupled to the L14B's which control the PA436 inductive lockout circuit.

The circuit shown for Figure 9.64(c) is suitable for controlling transformer primaries. The trigger angle timing is forced to be symmetrical between alternate positive and negative load half cycles because the PA436 only sees positive half cycles provided by the rectifier bridge. Therefore identical circuitry is used to provide the timing for alternate trigger pulses. Because of this inherent trigger timing symmetry no DC voltage should be impressed across the driven transformer primary.

REFERENCES

- "An All Solid-State Phase Controlled Rectifier System," F. W. Gutzwiller, AIEE Paper 59-217, American Institute of Electrical Engineers, New York, N. Y., 1959.
- "Phase-Controlling Kilowatts With Silicon Semiconductors," F. W. Gutzwiller, Control Engineering, May, 1959.
- "Application of Silicon Controlled Rectifiers in a Transistorized High-Response DC Servo System," C. Cantor, AIEE CP 60-864, American Institute of Electrical Engineers, Summer General Meeting, June, 1960.
- "Speed Controls for Universal Motors," A. A. Adem, General Electric Company, Auburn, N. Y., Application Note 200,47.
- "Phase Control of SCR's With Transformer and Other Inductive AC Loads," F. W. Gutzwiller and J. D. Meng, General Electric Company, Auburn, N. Y., Application Note 200.31.
- "Using the Triac for Control of AC Power," J. H. Galloway, General Electric Company, Auburn, N. Y., Application Note 200.35.
- Semiconductor Controlled Rectifiers—Principles and Applications of p-n-p-n Devices, F. E. Gentry, et al., Prentice-Hall, Inc., Englewood Cliffs, N. J., 1964.
- "Better Utilization of SCR Capability with AC Inductive Load,"
 J. C. Hey, EDN, May, 1966 (also available as reprint from General Electric, publication 660.12).
- 9. "Solid-State Incandescent Lighting Control," R. W. Fox, General Electric Company, Auburn, N. Y., Application Note 200.53.
- "Transistor Manual," 7th Edition, General Electric Co., Syracuse, N. Y.

10 MOTOR CONTROLS EMPLOYING PHASE CONTROL

10.1 INTRODUCTION

Since the AC power line is so universally convenient, and since phase control is the most convenient way of regulating this power source, it is little wonder that phase control has been used to control such a wide variety of motor types. Most of the motors so controlled however were not designed for this type of operation and were used because they were available or were low priced. Often the simplicity of the control circuits is due to a dependence on motor characteristics, and an improper motor selection will cause poor circuit operation. Also, even the best control circuit is only part of an overall system, and can be no more successful than the overall system design.

Most motors are given their ratings based on operation at a single speed, and depend on this speed for proper cooling. Attempts to use a motor at a lower speed can cause heating problems. The lubrication of bearings can also be inadequate for low-speed operation. The presence of odd order harmonics in the phase-controlled wave form, can produce some odd side effects in induction motors. The speed vs. torque characteristic of a particular induction motor may make it totally unsuitable for use with a variable voltage control system. Some controls for universal series motors depend heavily on the existence of a significant residual magnetism in their magnetic structures, a characteristic that the motor vendor could be inadvertently trying to minimize.

These potential problems are brought up to a point out the importance of checking with the motor manufacturer to insure that the motor

used is the proper one for this type of use.

The use of a properly chosen and designed motor with a control of this type can however allow a wide versatility in application. For instance a temperature compensated furnace blower control can replace a wide variety of motor sizes and speeds. Now a single, standard motor can be used with the variable requirements in different installations, being compensated by means of electrical adjustments at the control. In some cases, where the maximum speed of the motor is set by the control, the need for designing overvoltage capability into the motor is eliminated, thus allowing some saving in the motor design.

10.2 BRUSH-TYPE MOTORS CONTROLLED BY BACK EMF FEEDBACK


In order for a circuit to govern the speed of a motor, it must be able to somehow sense the speed of that motor. The most easily available way to get this information from brush-type motors is by looking at the back EMF generated by the motor during the time that the

controlling SCR is off. In the case of separately excited shunt field wound, and permanent magnet field motors, this EMF is directly proportional to speed. In series motors, the field is not energized at this time, and residual magnetism must provide the back EMF used by the circuit. Unfortunately, the residual magnetism is a function of the past history of motor current, so the voltage the circuit sees is not a function of speed alone.

Care must also be taken in these circuits that brush noise does not interfere with circuit operation.

10.2.1 Half-Wave Universal Series Motor Controls

The universal series motor finds use in a wide variety of consumer and light industrial applications. It is used in blenders, hand tools, vacuum cleaners, mixers, and in many other places. The control circuits to be described here can provide the effect of an infinitely variable tap on the motor.



	LOW UP TO LAMP NAMEPLATE	MEDIUM UP TO 3 AMP NAMEPLATE	HIGH UP TOIS AMP NAME PLATE
R2	IOKIW	IOK 2W	IK 2W
RI	47K I/2 W	47 K 2W	3.3K 2W
R3	IK 1/2W	IK I/2W	I50K I/2 W OPTIONAL
CI	0.5µf 50V	0.5µf 50V	10μf 50V
C2	0.1 μf 10V	0.1 µf 10V	0.1µf IOV OPTIONAL
SCRI	GE CIO6B	GE C118B	GE C233B

Note for 220 V, 50/60 Hz Operation: Double value of R_I and use at Least 400 V Semiconductors (SCR & Diodes)

FIGURE 10.1 UNIVERSIAL SERIES MOTOR CONTROL WITH FEEDBACK




FIGURE 10.2 WAVESHAPES FOR FIGURE 10.1

The half-wave circuits of Figures 10.1, 10.3 and 10.4 supply half wave DC to the motor. In order to have full-speed operation with these circuits, the motor must be designed for a nominal voltage of around 80 volts for operation on 120 volt AC lines or 170 volts for operation at 240 VAC. Brush life of a motor driven by half-wave supply may be somewhat shorter than for a corresponding motor on full-wave AC.

The three half-wave circuits shown employ residual back-EMF feedback to provide increased motor power as the speed of the motor is reduced by mechanical loading. This back EMF voltage is dependent on the residual magnetism of the motor which is determined by the magnetic structure of the motor and the characteristics of the iron. Care must be taken to ensure that the motor used has sufficient residual magnetism. For more information see Reference 1.

The circuit of Figure 10.1 operates by comparing the residual back EMF of the motor V₂ with a circuit generated reference voltage V₁. If the capacitor C₁ is not present, the voltage V₁ is the result of the divider network composed of R₁ and the potentiometer R₂. Current flows in this branch only during the positive half-cycle due to diode CR₂. The voltage at V₁ then is a half sine wave with a maximum value at time "A" (Figure 10.2(a)). If the residual back EMF is greater than this maximum (the motor is going faster than the selected speed), CR₁ will be reverse biased and the SCR will not be triggered and will not supply power to the motor during this half cycle. As the motor slows down and its back EMF drops, V₂ will become slightly less than V₁ at time "A," causing current to flow through CR₁ and the gate of SCR₁, thus triggering the SCR. The speed at which CR₁ conducts occurs may be varied by adjusting potentiometer R2 which changes the magnitude of V₁. Notice that the smallest impulse of power that can be applied to the motor is one-quarter cycle, since the latest point in the cycle that the SCR can trigger is at the peak of the AC line voltage.

If the motor is loaded down so that its speed and back-EMF continue to drop, the time at which V_1 becomes greater than V_2 comes earlier in the cycle causing the SCR to trigger earlier, supplying more power to the motor. If, however, the motor is lightly loaded and running at a low speed, one-quarter cycle power may be enough to change the motor speed by a considerable amount. If this happens, it may take a considerable number of cycles to return to the speed at which the SCR will again trigger. This causes a hunting or "cogging" effect which is usually accompanied by an objectionable amount of mechanical noise.

In order to alleviate this problem, the smallest increment of power available must be reduced from a full-quarter cycle to that amount required to just compensate for the motor energy lost per cycle. To accomplish this, capacitor C_1 is added to the circuit. The capacitor voltage becomes a sinusoid in shape during the positive half cycle. This voltage is phase shifted by an amount determined by the circuit time constant and an exponential decay during the negative half cycle.

Figure 10.2(b) shows the results on V_1 . Two main effects may be observed. The first is that the latest possible triggering point "A" is delayed, thereby considerably reducing the smallest increment of power. The second is that the amount of change of V_2 required to go

from minimum power to full power, ΔV_i is reduced, providing a more effective control. Increasing C_1 even more produces the results of Figure 10.2(c). It can be seen that the triggering point "A" comes still later, and ΔV becomes still smaller. Care must be taken however not to go too far in this direction, for increasing C_1 decreases ΔV and increase the loop gain of the system which could lead again to instability and hunting.

It is important that the impedance level of the network formed by R_1 , R_2 and C_1 be low enough to supply the current required to trigger the SCR without undue loading. It can be seen in Figure 10.2(c) that this current available for triggering from this network approaches a sine wave, with its peak at 90°. If the current required to trigger the SCR is $I_{\rm GT}$ as shown, the latest possible firing point would be at "B," not at "A" as one would believe from the voltage wave shape.

In many cases, good low-speed operation without a restrictive specification on gate current to fire would require such a low impedance network that the power ratings of the resistors and the capacitor size would become unwieldly and expensive. In such cases, a low-voltage trigger device such as an SUS can act as a gate amplifier as in Figure 10.3. Use of the SUS in this circuit allows a much higher impedance network to be used for R₁, R₂ and C₁, hence allowing smaller size and lower cost components. In this circuit the reference voltage V₁ must exceed the back EMF V₂ by the breakover voltage of SUS₁, which is about 8 to 10 volts. When SUS₁ triggers it discharges C₂ into the gate, supplying a strong pulse of current to trigger SCR₁. This eliminates any need to select SCR's for gate trigger current, and eliminates any circuit dependence on the trigger current of the particular SCR used.




FIGURE 10.3 SUS TRIGGERED UNIVERSAL SERIES MOTOR SPEED CONTROL WITH FEEDBACK

Another method of eliminating gate trigger characteristics from the control's performance is to use a system such as shown in Figure 10.4. Although this circuit also uses the motor counter EMF as a feedback signal, the balance of the system is different. The area enclosed by the dashed box contains a cosine modified ramp and pedestal circuit very similar to those described in Section 9.5.2. In this system R_4 and R_5 form the pedestal with R_2 and R_3 providing the ramp current. As explained in Chapter 4 the Programmable Unijunction Transistor, Q_1 , has a variable standoff ratio which is determined by the gate voltage divider, which, for this circuit, consists of resistors R_6 and R_7 .




FIGURE 10.4 PROGRAMMABLE UNIJUNCTION TRANSISTOR TRIGGERED UNIVERSAL MOTOR CONTROL WITH FEEDBACK

The system operates as follows. At the beginning of the positive half cycle as the line voltage rises the zener blocks current until the voltage across it reaches 22 volts, at this time the zener clamps the voltage across it to 22 volts. During the first part of the cycle the capacitor C_1 is charged to a voltage determined by the R_4 , R_5 divider. At the same time in the gate circuit the voltage on C_2 is building up. When the voltage on C_2 equals the back EMF plus the forward drop of D_3 the diode conducts and clamps the voltage on C_2 to that value. It can be seen as the motor speed varies this level will change with speed. When the capacitor C_1 voltage exceeds the gate of Q_1 then Q_1 turns on and triggers the SCR by transferring the charge on C_1 to the SCR gate through the pulse transformer C_1 . It can be seen that if the speed is lower than desired the firing angle will advance due to the higher pedestal and conversely if the speed is too high the triggering angle will be retarded.

10.2.2 Full-Wave Universal Series Motor Control

Figure 10.5 shows the circuit of a full wave series motor speed control with feedback which requires that separate connections be available for the motor armature and field. The full wave bridge supplies power to the series networks of motor field, SCR_1 and armature R_1 and R_2 . Basically this circuit works on the same principle as that of Figure 10.1(a) using the counter EMF of the armature as a feedback signal. When the motor starts running, the SCR triggers as soon as the reference voltage across the arm of R_2 exceeds the forward drop of CR_1 and the gate to cathode drop of SCR_1 . The motor then builds up speed, and as the back EMF increases, the speed of the motor adjusts to the setting of R_2 in the same manner as the circuit of Figure 10.1(a).




FIGURE 10.5 FULL WAVE DC CONTROL WITH FEEDBACK

One of the drawbacks of this circuit is that at low speed settings, the anode to cathode voltage of the SCR may not be negative for a sufficient time for the SCR to turn off because of the decreased back EMF. When this happens, the motor receives full power for the succeeding half cycle and the motor starts hunting. Furthermore, this circuit is limited by the fact that SCR₁ cannot be fired consistently later than 90°. A capacitor on the arm of R₂ is not a cure because there will be no phase shift on the reference due to full wave rectified charging.

10.2.3 Shunt Wound and P-M Field Motor Control

The shunt-wound DC motor is well suited for use with solid state speed control systems to provide smooth, wide-range control of speed. The speed of a shunt motor is inherently reasonably constant with changes in torque, thus permitting speed control to be achieved by controlling the voltage applied to the armature. The use of a small compound series winding can make the speed virtually independent of torque. Likewise, a small amount of feedback of speed information

into the control that supplies armature voltage will reduce variations of speed with torque.




FIGURE 10.6 SPEED CONTROL FOR 1/2 HP, 115 VOLT SHUNT-WOUND DC MOTOR

Figure 10.6 shows a simple and low-cost solid state speed control for shunt-wound DC motors. This circuit uses a bridge rectifier to provide full wave rectification of the AC supply. The field winding is permanently connected across the DC output of the bridge rectifier. Armature voltage is supplied through the SCR and is controlled by turning the SCR on at various points in each half cycle, the SCR turning off only at the end of each half cycle. Rectifier D₃ provides a circulating current path for energy stored in the inductance in the armature at the time the SCR turns off. Without D₃, the current will circulate through the SCR and the bridge rectifier thus preventing the SCR from turning off.

At the beginning of each half cycle the SCR is in the off-state and capacitor C₁ starts charging by current flow through the armature, rectifier D₂, and the adjustable resistor R₃. When the voltage across C₁ reaches the breakover voltage of the SUS trigger diode, a pulse is applied to the SCR gate, turning the SCR on and applying power to the armature for the remainder of that half cycle. At the end of each half cycle, C₁ is discharged by the triggering of the SUS, resistor R₁, and current through R₁ and R₂. The time required for C₁ to reach breakover voltage of the SUS governs the phase angle at which the SCR is turned on and this is controlled by the magnitude of resistor R₃ and the voltage across the SCR. Since the voltage across the SCR is the output of the bridge rectifier minus the counter EMF across the armature, the charging of C₁ is partially dependent upon this counter EMF, hence upon the speed of the motor. If the motor runs at a slower speed, the counter EMF will be lower and the voltage applied to the charging circuit will be higher. This decreases the time required to trigger the SCR, hence increases the power supplied to the armature and thereby compensates for the loading on the motor.

Energy stored in armature inductance will result in the current flow through rectifier D_3 for a short time at the beginning of each half cycle. During this time, the counter EMF of the armature cannot appear hence the voltage across the SCR is equal to the output voltage of the bridge rectifier. The length of time required for this current to die out and for the counter EMF to appear across the armature is determined by both speed and armature current. At lower speeds and at higher armature currents the rectifier D_3 will remain conducting for a longer period of time at the beginning of each half cycle. This action also causes faster charging of capacitor C_1 , hence provides compensation that is sensitive to both armature current and to motor speed.

This circuit provides a very large range of speed control adjustment. The feedback signal derived from speed and armature current improves the speed regulation over the inherent characteristics of the motor.

Another circuit which operates on a similar system is the one of Figure 10.7. The advantage of this circuit is that for motors whose field current is less than 4 amperes only four stud mounted semi-conductors are needed since diodes D_3 and D_4 carry only field current. The second and probably more important point is that these SCR's can under no condition fail to turn off.

In the circuit SCR_1 and SCR_2 conduct current on alternate half waves but are triggered from the same trigger circuit. The SCR's therefore carry only one half the current of the SCR in Figure 10.6. Diodes D_1 and D_2 conduct both armature and field current where, as mentioned above, D_3 and D_4 conduct only field current. For currents up to 1.5 ampere the GE A14B rectifier can be used, for up to 4.5 amperes the GE A15B. The advantage of these units is that they are lead mounted and therefore need no heat sinking except for their tie points.




FIGURE 10.7 SCR SHUNT OR PM MOTOR SPEED CONTROL

In this circuit the small amount of feedback which is required for a shunt motor is the sensing of the armature back EMF. The back EMF is in the charging path for the capacitor C so the charging is delayed an amount determined proportional to the back EMF.

Inductance of the field winding of a shunt motor is generally rather large, resulting in a significant length of time required for the field current to build up to its normal value after the motor is energized. In general, it is desirable to prevent application of power to the armature until after the field current has reached approximately normal value. This sort of soft start function is readily added. For information on soft starting, see Chapter 9 and Reference 2.

This relatively simple approach is capable of moderately good speed regulation on the order of 10 percent. For higher performance, a tachometer feedback circuits as discussed in Section 10.4.3 can be substituted for the trigger circuit.

10.3 BRUSH-TYPE MOTOR CONTROL—NO FEEDBACK

In many cases speed regulation is not required in the control. Where the load characteristics are relatively fixed, or where the motor drive is part of a larger overall servo system, a non-regulating control circuit may be used. In some cases, these non-regulating circuits can provide a considerable cost saving over regulated types.

10.3.1 Half-Wave Drive for Universal, Shunt or P-M Motors

Figure 10.8 illustrates one of the simplest and least expensive half wave circuits. It uses one SCR with a minimum amount of components. The series network of R_1 , P_1 , and C_1 supplies a phase shift signal to the neon bulb which triggers the SCR. Thus, by varying the setting of potentiometer P_1 , the gate signal of the SCR is phase shifted with respect to the supply voltage to turn the SCR on at varying times in the positive AC half cycles. V_c fires the neon bulb on both positive and negative half cycles. The negative half cycles can be disregarded since both the trigger pulses and the anode voltage of the SCR are negative.




FIGURE 10.8 HALF-WAVE CONTROL WITHOUT FEEDBACK (NEON TRIGGERED)

By replacing the neon with a trigger device, such as a Diac (the GE ST2) or a Silicon Unilateral Switch (the GE 2N4987), the performance and reliability of the circuit of Figure 10.8 can be improved considerably because semiconductor trigger devices are longer-lived and have a more stable triggering point than neon bulbs. Also, because of their lower trigger voltage, these solid state trigger devices give a wider control range. The values of the R-C phase shift network would have to be increased to compensate for the lower breakover voltages of these devices.

10.3.2 Full-Wave AC Drive for Universal Series Motors

Since the universal series motor is generally designed to run on the 50 or 60 Hz AC lines, the simplest approach to a non-regulating control is the full wave phase control circuit of Figure 10.9. More details on the operation of this type of circuit can be found in Chapter 9.




FIGURE 10.9 BASIC NON-REGULATED FULL-WAVE AC PHASE CONTROL FOR UNIVERSAL MOTORS

10.3.3 Full-Wave DC Motor Drives

SCR's are well suited for supplying both armature power and field excitation to DC machines.

A full wave reversing control or servo as shown in Figure 10.10 can be designed around two SCR's with common cathode (SCR₂, SCR₃) and two SCR's with common anodes (SCR₁, SCR₄). In this circuit SCR₂ and SCR₃ are controlled by UJT Q_1 and the other pair, SCR₁ and SCR₄, are controlled by UJT Q_3 . Transistor clamp Q_2 synchronizes the triggering of Q_3 to the anode voltages across SCR₁ and SCR₄.

Potentiometer R_1 can be used to regulate the polarity and the magnitude of output voltage across the load. With R_1 at its center position, neither UJT triggers and no output voltage appears across the load. As the arm of R_1 is moved to the left, Q_1 and its associated SCR's begin to trigger. At the extreme left-hand position of R_1 , full output voltage appears across the load. As the arm of R_1 is moved to the right of center, similar action occurs except the polarity across the load is reversed.

If the load is a DC motor, plugging action occurs if R_1 is reversed abruptly. R_{14} and R_{15} are used in series with each end of the transformer to limit fault current in the event a voltage transient should trigger an odd- or even-numbered SCR pair simultaneously. Commutating reactor T_3 and capacitor C_3 limit the dv/dt which one pair of SCR's can impress upon the opposite pair.




FIGURE 10.10 FULL WAVE REVERSING DRIVE

10.3.4 Balanced-Bridge Reversing Servo Drive

A phase-sensitive servo drive supplying reversible half wave power to the armature of a small permanent magnet or shunt motor is shown in Figure 10.11. The power circuit consists of two half-wave circuits back-to-back (SCR₁, CR₁; and SCR₂, CR₂) triggered by unijunction transistor, Q_1 , on either the positive or negative half-cycle of line voltage depending on the direction of unbalance of the reference bridge resulting from the value of the sensing element R_1 . R_1 can be a photo-resistor, a thermistor, a potentiometer, or an output from a control amplifier.

The potentiometer R_8 is set so that the DC bias on the emitter of unijunction transistor, Q_1 , is slightly below the peak-point voltage at which Q_1 triggers, by an amount dependent upon the deadband desired. With R_1 equal to R_2 the bridge will be balanced, UJT (Q_1) will not trigger and no output voltage appears across the load. If R_1 is increased thus unbalancing the bridge, AC signal will appear at the emitter of the UJT causing the emitter to be biased above the trigger voltage during one half-cycle of the AC. Q_1 will trigger and, since SCR₂ is forward biased, SCR₂ will trigger. When R_1 is decreased,

similar action occurs except that SCR₁ will trigger, reversing the polarity across the load.





FIGURE 10.11 BALANCED-BRIDGE REVERSING SERVO DRIVE FOR SHUNT-WOUND MOTORS

If instead of a shunt wound motor, the servo motor is series wound, a circuit similar to Figure 10.12 can be used. In this circuit the triac is triggered only on either the positive half wave or the negative half wave. Since the armature is within a bridge the armature voltage is of one polarity regardless of which half cycle the triac is energized. The field winding current, on the other hand, is reversed with a change of triac triggering polarity. The triac control circuit features control of all the control parameters, gain, balance and deadband and also provides for an analog control voltage input. If desired the balance pot can be replaced by a pair of resistive transducers or a positioning potentiometer.

10.4 INDUCTION MOTOR CONTROLS

There are a wide variety of induction motor types and within these a wide range of possible characteristics. Some of these characteristics can make a given motor type unsuited for control by means of phase control. The most obvious difficulty is that induction motors tend to be more frequency sensitive than voltage sensitive, while phase control generates a variable-voltage, constant-frequency source. If the motor was not designed for use with phase control, the motor designer may have accentuated this problem in order to get better speed regu-



Motor Current	Diodes CR3 -CR6	Triac
1.5 A	A14B	SCI41B
4.5A	A15B	SCI41B
4.5A	A40B / A41B	SC251B

FIGURE 10.12 BALANCED BRIDGE REVERSING SERVO DRIVE FOR SERIES-WOUND MOTOR

lation. In general, the motor used should be as voltage sensitive as possible. Variable voltage drive of induction motors is a compromise, one usually dictated by economics but very satisfactory in properly implemented applications. A variable frequency drive would be superior in some applications, but generally far more expensive than phase control. Information on variable frequency inverters that can be used for drives can be found in Chapter 11.

Certain types of single phase induction motors, notably split-phase and capacitor start motors, require a switched start winding. Since there is a torque discontinuity when the start switch cuts in or drops out, it would be impossible to control the speed of the motor around these points. This means that where the higher starting torque of a switched start winding is required, the motor should be designed so

that the switching point is below the range of speed over which phase control is desired.

Another important consideration is the power factor of the motor. An overly inductive motor can require a fair degree of sophistication in the control in order to avoid the problems associated with phase control of inductive loads. This topic is covered in detail in Section 9.6.

10.4.1 Non-Feedback Controls

Unlike brush type motors, induction motors give no convenient electrical indication of their mechanical speed. This means that direct speed feedback is not nearly as easily available. For some applications like fixed fan loads, direct voltage adjustment with no feedback yields satisfactory performance. An example is the circuit of Figure 10.9 when working with a permanent split capacitor motor or with a shaded pole motor. The need for the proper motor-load combination is shown by the speed torque curves of Figure 10.13. In the case of a low rotor resistance, Figure 10.13(a), it can be seen that varying the voltage of this motor will produce very little speed variation, while the higher rotor resistance motor of Figure 10.13(b) would give satisfactory results.




FIGURE 10.13 INDUCTION MOTOR SPEED-TORQUE CURVES FOR USE WITH A FAN-TYPE LOAD

10.4.2 Indirect Feedback

Often the problem of speed regulation of induction motors may be bypassed by considering the complete system control problem. As an example, consider the problem of controlling the speed of the blower in a hot air heating system in response to the temperature of the air. It can be seen that what is of prime interest is the temperature of the air, not the precise speed of the motor. This kind of analysis can lead to the circuit of Figure 10.14.

In this circuit, thermistor R_3 acts in response to air temperature to control the power supplied to the motor. Resistor R_1 and its phase control network serve to set a minimum blower speed, to provide con-





FIGURE 10.14 FURNACE BLOWER CONTROL

tinuous air circulation and to maintain motor bearing lubrication.

Figure 10.15 gives an example of a more sophisticated control system, capable of a much higher control gain. This could be used to control a blower motor in response to room temperature for heating control, or in response to cooling coil temperature to prevent air conditioner freeze-up.



NOTE: IN THE ABOVE ARRANGEMENT CIRCUIT IS SET UP FOR A HEATING APPLICATION, IN A COOLING APPLICATION R6 & R5 ARE INTERCHANGED, R6 SHOULD BE A THERMISTOR WHICH WILL AFFORD 3KΩ TO 5KΩ AT TEMPERATURE DESIRED. "TEMP ADJ" R5 SHOULD BE SET UP TO PROVIDE FULL "ON" AT DESIRED UPPER TEMP. OF THE THERMISTOR R6. "GAIN" R3 OR "BANDWIDTH" MAY THEN BE SET FOR "FULL OFF" (ZERO SPEED) CONDITION AT DESIRED "LOWER TEMP" OF R6.

FIGURE 10.15 TEMPERATURE CONTROL OF SPEED; SHADED POLE AND TSC MOTORS

This is a ramp-and-pedestal system designed for the control of fan or blower motors of the shaded pole or permanent split capacitor type in response to temperature of a thermistor. The circuit includes RF noise suppression and dv/dt suppression.

10.4.3 Speed Regulating Control of Induction Motors

In order to actually regulate the speed of an AC induction motor by means of phase control, it is necessary to provide speed information to the circuit by means of a small tachometer generator. Such a generator could be made quite inexpensively, as high precision is not necessarily required. In addition, the speed torque characteristics of the motor should be quite voltage sensitive such as that of Figure 10.13(b). A motor such as that of Figure 10.13(a) would be quite difficult to control in a stable manner, as the open loop system characteristics would be highly nonlinear through the controlled speed range. The drop-out point of the start switch, if present, should be below the lowest desired controlled speed.

Figure 10.16 shows a general block diagram of such a control system. For a practical circuit, a ramp and pedestal control circuit, with inductive load consideration (as shown in Figure 9.35) can be combined with the input connection shown in Figure 10.17. This con-



FIGURE 10.16 BLOCK DIAGRAM OF AN INDUCTION MOTOR SPEED CONTROL SYSTEM

nection is shown for an AC tachometer in the 4 to 6 volt range. The R_1 - C_2 time constant is chosen to give adequate filtering at the lowest desired speed and tachometer frequency, consistent with system sta-




FIGURE 10.17 AC TACHOMETER CONNECTION TO A RAMP AND PEDESTAL TRIGGERING CIRCUIT




FIGURE 10.18 INDUCTION MOTOR SPEED CONTROL USING THE PA4.36 AND A FREQUENCY DEPENDENT TACHOMETER CIRCUIT

bility requirements. This system is also applicable to multiphase controls as well as DC motor drives.

For higher performance systems a phase control I.C. can be used. Either ac or dc tachometers can give adequate speed control. Figure 10.18 shows an induction motor speed control using an ac tachometer. Each time the ac tachometer output swings positive, C_1 and C_2 are charged, and on the negative swing C_1 is discharged. The speed control potentiometer controls the discharge of C_2 and hence the apparent feedback voltage presented to pin 12 of the PA436. Section 9.7 can be referred to for details of phase control I.C. power control.

Figure 10.19 shows two other tachometer connections that can be used with the PA436. In these connections it is important that the output voltage of the tachometer is proportional to speed and has a voltage of at least 4 volts at minimum speed.




FIGURE 10.19 OTHER PA436 TACHOMETER INPUTS

10.5 SOME OTHER MOTOR CONTROL POSSIBILITIES

In addition to controlling or varying the speed of a motor, there are several other control functions which can be done using solid-state control.

One of the simplest functions is the use of a triac as a static switch for contactor replacement. When used with a reversing-type permanent split capacitor motor, a pair of triacs can provide a rapidly responding, reversing motor control, as shown in Figure 10.20. S_1 and S_2 can be




FIGURE 10.20 TRIAC CONTROL OF A REVERSIBLE PERMANENT SPLIT CAPACITOR MOTOR

reed switches, or the triacs can be gated by any of a number of other methods. Also, use of a solid-state static switching circuit, with an appropriate triggering circuit, can provide a motor overtemperature control which senses motor winding temperature directly.

In this circuit it is important to insure that the triacs have sufficient voltage rating. It can be seen that if one triac is on the other triac must block voltage that is greater than line voltage due to the L-C ring between the capacitor and the motor winding. As a rule of thumb the triac voltage rating should be 1.5 times the capacitor's voltage rating.

The second point regarding Figure 10.20 is that R₁ be sized correctly to insure that if one triac is switched on when the other is conducting, the surge current from the capacitor discharge is limited to a safe value.

10.5.1 Single-Phase Induction Motor Starters

In many cases, a capacitor start or a split-phase motor must operate where there is a high frequency of starts, or where arcing of the mechanical start switch is undesirable, such as where explosive fumes could be present in the neighborhood of the motor. In such cases, the mechanical start switch may be replaced by a triac. The gating and dropout information may be given to the triac in several ways.

Perhaps the simplest form of connection is to use a conventional current or voltage sensitive starting relay as pilot contacts for a simple triac static switch as shown in Figure 8.1(a).

Another method is that shown in Figure 10.21 which shows the triac gated on by the motor current through a small current transformer. As the motor speeds up, the current drops off and no longer trigger the triac. A variation of this is to replace the current transformer with a small pickup coil, which is mounted near the end windings of the motor. This gives a somewhat more precise signal for the triac.




FIGURE 10.21 TRIAC MOTOR STARTING SWITCH

Where a tachometer generator is already sensing the speed of the motor, this same signal can be used to control a triggering circuit for the triac. With this arrangement the dropout speed can be precisely set, so as to be outside the desired speed control range.

REFERENCES

1. "Speed Control for Universal Motors," A.A. Adem, General Electric Company, Auburn, New York, Application Note 200.47.

 "Speed Control for Shunt-Wound DC Motors," E. Keith Howell, General Electric Company, Auburn, New York, Application Note 200.44.

3. "Phase Control of SCR's With Transformer and Other Inductive AC Loads," F. W. Gutzwiller and J. D. Meng, General Electric Company, Auburn, New York, Application Note 200.31.

4. "Using the Triac for Control of AC Power," J. H. Galloway, General Electric Company, Auburn, New York, Application Note 200.35.

And Instant Care a law NOTES

AND THE PARTY OF T

Where a technometer generator is already sensing the speed of he motor, this same signal can be used to control a triggedag chronic or the tring. With this arrangement this despont speed can be practical et, so as to be outside the desired speed control many.

RECKERENCES

Separal Electric Company, Auburn, New York, Application Notes 200-44.
Flore Courns of SCR's Wift Transference and Other Induction MC Loads," P. W. Controller and J. D. Meng, Control Electric Company, Auburn, New York, Application Note 200-31.
Using the Triac for Control of MC Power, "J. M. Callinsay, General Electric Company, Auburn, New York, Application Note 200-35.

11

ZERO VOLTAGE SWITCHING

11.1 INTRODUCTION

When a power circuit is switched "on" and "off", high frequency components are generated that can cause interference problems (see also Chapter 17). When power is initially applied, a step function of voltage is applied to the circuit which causes a shock excitation. Random switch opening chops current off, again generating high frequencies. In addition, abrupt current interruption in an inductive circuit can lead to high induced voltage transients.

The latching characteristics of thyristors are ideal for eliminating interference problems due to current interruption since these devices can only turn off when the on-state current approaches zero, regardless

of load power factor.

On the other hand, interference free turn-on with thyristors requires special trigger circuits. It has been proven experimentally that general purpose AC circuits will generate minimum electromagnetic interference (EMI) if energized at zero voltage.

The ideal AC circuit switch therefore consists of a contact which closes at the instant when voltage across it is zero, and opens at the instant when current through it is zero. This has become known as

"zero voltage switching."

Zero voltage switching is not new. First proposed in 1959¹, it is rapidly gaining considerable acceptance, particularly with regard to electrical heating applications.^{2,3} This chapter will consider both discrete and monolithic integrated zero voltage switching circuits, its attendant benefits and problems, and potential uses of zero voltage switching at frequencies higher than 50 or 60 Hz.

11.2 ELECTROMAGNETIC INTERFERENCE

Each time a circuit is energized or de-energized, one must be concerned with the electrical disturbance which this may cause. Each time a thyristor energizes a resistive circuit, load current goes from zero to the load limited current value in a few microseconds. The frequency analysis of such wave forms shows an infinite spectrum of energy in which the amplitude is inversely proportional to frequency. In applications where phase control is used, the AM broadcast band would suffer severe interference, for example, with less problems with TV and FM as shown in Figure 11.1. This curve shows a plot of quasipeak microvolts of conducted interference. This is one of two basic types of radio frequency interference. In addition to that which is conducted through the power lines, there is the question of radiation from the circuit itself. This can be minimized by keeping the physical size

of the current loops formed by the thyristors and the EMI filter network to a minimum. In addition to these two forms of radiation, there are also questions concerning telephone interference and acoustical noise. The uppermost curve in Figure 11.1 is for a typical unsuppressed 600 watt lamp dimmer design using thyristor switches. Notice also that a curve is given for a typical food mixer and for a noisy 40 watt fluorescent lamp. Thus it can be seen that thyristor control is not alone in producing interference in the AM band, while for FM and TV, the thyristor interference is negligible compared with the other conventional components.




FIGURE 11.1 CONDUCTED INTERFERENCE FROM SEVERAL SOLID STATE POWER SWITCHING CIRCUITS⁵

The "suppressed" dimmer has an LC filter network to slow the rate of rise of current and absorb the higher frequencies. Chapter 17 details the design of these filters. It can be seen that the simple LC filter just manages to meet the NEMA WD-2 limit and that a single inductor would not. For large loads, these filters not only become bulky and expensive but they also will dissipate much power, and zero voltage switching becomes a more and more attractive alternative.

Figure 11.2 compares the behavior of the same LC suppressed phase control circuit with two synchronously switched circuits. At 1 MHz, the noise figure of the synchronously switched circuits is an order of magnitude lower than the filtered phase control circuit.




FIGURE 11.2 COMPARISON OF NOISE PERFORMANCE OF FILTERED PHASE CONTROL CIRCUIT & ZERO VOLTAGE SWITCHING CIRCUITS⁵

It is interesting to note the superior performance of the continuously gated triac circuit at the lower frequencies. The DC gating signal assures that the triac (or SCR) is always "on", that it does not unlatch at zero current due to an unsufficient holding current. The DC gating signal would have less interference than a pulsed gate signal if the pulse occurs when the anode voltage is greater than 5 volts.

Figure 11.2 also shows that the criterion to meet the NEMA WD-2 interference limit is that the triac or SCR must be turned on before the line voltage rises above 5 volts. Table 11.1 shows the times and

angles for 5 volts for different voltages and frequencies.

Frequency (Hz)	Voltage (RMS)					
	24		115		220	
	θ(°)	T (µsec)	θ	to Test	θ	en T
50	8.47	471	1.76	97.9	.92	51.2
60 400	8.47 8.47	392 58.8	1.76 1.76	81.6 12.2	.92 .92	42.6 6.4

TABLE 11.1 THIS TABLE SHOWS THE ANGLE AND THE TIME AT WHICH POINT THE POWER VOLTAGE EXCEEDS 5 VOLTS

11.3 DISCRETE ZERO VOLTAGE SWITCHING CIRCUITS

Discrete zero voltage triggering circuits abound so that the intent of this section is to show some of the more typical ones, how they work, what they can do, their limitations, etc. The important idea is to ensure that the thyristor turns on before the instantaneous voltage across it exceeds 5 volts in order to meet the NEMA WD-2 EMI limits.

11.3.1 Basic Switching Circuit

The circuit shown in Figure 11.3 accomplishes ideal switching for a half-wave circuit.⁶ Other variations (including full wave) will be discussed later.




FIGURE 11.3 HALF WAVE ZERO VOLTAGE SWITCHING CIRCUIT

When transistor Q_1 is cut off, positive anode voltage on SCR_1 causes gate current to flow through D_3 and R_4 , triggering SCR_1 into conduction. When transistor Q_1 is biased into conduction, current through R_4 is shunted away from the gate of SCR_1 through the collector of Q_1 .

The contacts of switch S_1 (or the value of resistance connected across its contacts) control the conduction state of Q_1 . With the contacts open, the negative half-cycle of the supply charges capacitor C_1 to the peak of the supply voltage through R_1 and D_1 . As the AC supply voltage drops from its negative peak, capacitor C_1 discharges through D_2 and R_2 , thus applying a cutoff bias to Q_1 . This causes SCR₁ to

trigger as soon as the AC supply voltage swings positive through zero, thus providing synchronous closing. The SCR's latching characteristics maintain it in the conducting state for the remainder of the positive half cycle and open the circuit synchronously at the point where load current reaches zero naturally. Although the contacts of switch S_1 are open during the random interval A indicated in Figure 11.3(b), the SCR conducts only for complete half cycles.

If the control contacts are closed, capacitor C_1 does not charge during the negative half cycle. Q_1 is therefore driven into saturation at the beginning of the positive half cycle before SCR_1 can be triggered, and gate current is shunted away from SCR_1 for the remainder of that cycle regardless of subsequent switching of the control contacts during the positive half cycle. Also no bypass resistor (R_{GK}) is required for sensitive gate SCR's since the gate is shorted by the transistor. The following design criteria must be followed for the circuit of Figure 11.3(a):

 The resistance of R₄ must be less than the line voltage at which switching should occur (typically 3 to 5 volts) divided by the maximum gate current required to trigger the SCR. This latter requirement highlights the desirability of an SCR with sensitive gate triggering characteristics.

$$R_4 = \frac{3 \text{ V}}{I_{gt}} = \frac{3 \text{ V}}{200 \ \mu a} \approx 15 \text{ K } \Omega$$

The lower limit of R_4 is determined by the collector current limit of Q1.

2) R₃ in turn must provide sufficient base drive to Q₁ to keep Q₁ in saturation throughout the cycle when C₁ is in the discharged state. Using 15 as a conservative figure for the current gain of the 2N5172:

$$R_3 = 15 \cdot R_4 \approx 220 \text{ K}$$

3) R₂ should be substantially less than R₃. Pick

$$R_2 = 47 \text{ K} \Omega$$

4) The time constant of R₂C₁ must be sufficient to extend bias current for Q₁ into the positive half cycle, and hence should be approximately ½f. For 60 Hz:

$$R_2C_1 = 8.3 \text{ msec}$$

$$C_1 = \frac{8.3 \text{ msec}}{47 \text{ K}} \approx .2 \mu f$$

5) Resistor R₅, which limits the capacitor discharge current through the contacts when S₁ is closed, must be low compared to R₁. This will prevent C₁ from charging when the control contacts are closed.

Pick
$$R_5 = 10 \text{ K}$$

11.3.2 Two Transistor Switching Circuit

Figure 11.4 is an extension of Figure 11.3 in that Q_1 along with S provides the gating signal while Q_2 detects the zero voltage crossing. Switch S could be connected between base and emitter of Q_1 to provide inverse logic, i.e., SCR₁ off with S closed.




FIGURE 11.4 TWO TRANSISTOR ZERO VOLTAGE SWITCHING CIRCUIT. DOTTED PORTION AT RIGHT FOR INTEGRAL CYCLE CONTROL

Diodes D_1 and D_2 perform the same function as D_2 and D_4 of Figure 11.3, namely protection of low voltage components during the negative half cycle. The forward junction voltage drop of D_2 ensures that SCR_1 is not triggered on while either Q_1 or Q_2 are on.

The same rule applies to specify R_1 as shown in Step 2 of Section 11.2. Again the lower limit of R_1 is determined by the allowable base current of Q_2 . The use of darlington transistors for Q_1 and Q_2 would allow larger values for R_1 and R_4 but this would also necessitate an additional diode in the gate circuit to compensate for the higher saturation voltage of this type of transistor.

The dotted in connections are for integral cycle control. SCR₂ is slaved to SCR₁ by R₂, R₃ and C (see Section 8.3). The elimination of any possible half-waving prevents saturation effects even in critical elements like transformers having marginally designed magnetic cores.

11.3.3 CSCR Zero Voltage Switch

Another useful zero voltage switch can be easily assembled using a complementary or n-gate SCR, such as the C13Y. If switch S of Figure 11.5 is closed, the C13Y can be turned on by gate current flow through resistors $R_1,\ R_2$ and diode $D_1.$ However, as soon as the line voltage rises above 5 volts, diode D_1 becomes reversed bias and the C13Y can no longer turn-on. Since the gate of the C13Y is sampling the SCR anode voltage, this circuit may be used with any load power factor. Resistor R_3 should be chosen so that the leakage current through D_1 does not damage the gate of the C13Y.

$$R_3 < \frac{V_{GRM} + 5 V}{I_R}$$
 (11.1)

where: $V_{\text{GRM}} = \text{C13Y}$ gate avalanche voltage, typically 5 volts $I_{\text{R}} = \text{reverse}$ leakage current of D_1 .




FIGURE 11.5 CSCR ZERO VOLTAGE SWITCHING CIRCUIT

This circuit is easily scaled up for 220 volt operation.

11.3.4 Triac Zero Voltage Switching Circuits

In Figure 11.6, the triac will be gated on at the start of the positive half cycle by current flow through the 3 μ f capacitor as long as the C103 SCR is off. The load voltage then charges up the 1 μ f capacitor so that the triac will again be energized during the subsequent negative half cycle of line voltage. Note that a selected gate triac will be required because of the III+ triggering mode (see Chapter 7.)




FIGURE 11.6 TRIAC ZERO VOLTAGE SWITCH

Zero point switching is assured by the SCR. A change state of the C103 from "off" to "on" during the positive half-cycle will have no effect on the triac since it will already be latched on. Furthermore, if the C103 is turned on at the start of the cycle, the triac cannot be triggered at any time during that cycle since the C103 will say on until reverse biased.

The major difficulty encountered with this circuit involves triggering the triac during the positive half cycle. Because of the high gating current requirements of the triac, line voltage often reaches 10-15 volts before the triac fires. Larger capacitors and smaller resistances would advance this firing angle but would also increase the power dissipation in the gate, in the C103 and in the components themselves.

11.3.5 Improved Zero Voltage Triac Switches

Since the problem of triggering the triac early in the cycle occurs only for the positive half-cycle (the 1 μ f capacitor applies DC to the gate of the triac during the next zero voltage crossing so that the triac does not commutate off), one solution is pilot triggering with a sensitive gate SCR.

In Figure 11.7, the pilot C106 SCR is turned on very shortly after the voltage starts to rise by R_1 assuming the C103 SCR is off, which in turn triggers the triac. Negative half cycle triggering occurs as before. The maximum voltage to trigger the C106B is:

$$\begin{array}{ll} V_{M} = I_{\rm GT\,(max)} \, \cdot \, R_{1} + 4 \, \cdot \, V_{\rm F} \\ V_{\rm F} = PN \; \rm junction \; drops \\ \approx (200 \; \mu a) \, (10 \; K) + (4) \, (.6 \; V) \\ = 4.4 \; V \end{array}$$

Diode D_1 is required in order to prevent the 1 μ f capacitor from charging negatively during the negative half cycle when the triac is on. If it does, it triggers the pilot SCR when the C103 has just turned on.




FIGURE 11.7 IMPROVED ZERO VOLTAGE TRIAC SWITCHING CIRCUIT

Both the circuits of Figures 11.6 and 11.7 require selected gate triacs. Figure 11.8 allows the use of the standard type since the gate modes are now I-, III-, i.e., negative gate triggering.




FIGURE 11.8 ZERO VOLTAGE TRIAC CIRCUIT USING STANDARD TYPE TRIACS

11.3.6 Transistorized Zero Voltage Trigger

Figure 11.9 shows a zero voltage triggering circuit that also includes its own regulated power supply. The circuit operation is as follows:

1) The power supply capacitor C_1 is charged up to the zener voltage of D_6 through diode D_5 and R_2 , typically 6-7 volts.




FIGURE 11.9 TRANSISTORIZED ZERO VOLTAGE SWITCH

2) Transistor Q₃ supplies the triac triggering current (negative gate drive) from the capacitor via R₅. Command signals to trigger the triac can be inputed at the base of Q₃.

3) Transistor Q₁, steering diodes D₁ - D₄ and resistors R₁ and R₂ constitute the zero voltage detector. When the line voltage has risen 3-5 volts positively, current through diodes D₂, D₃, R₂ and R₃ turn on Q₁, which in turn saturates Q₂ and thereby inhibits further gate drive. During the negative half cycle, diodes D₁ and D₄ would conduct.

The triac triggering pulse will be about 100 microseconds long for 115, 60 Hz operation and will be centered around the zero voltage crossing point. Therefore the latching current available at the end of this pulse determines the minimum load that can be successfully controlled.

Operation of all these circuits (plus those to follow) on 50-400 Hz is no problem, although a specially selected triac would be required for 400 Hz supplies. All of the discrete elements respond fast enough so that the decision to trigger the power semiconductor is made before the supply voltage exceeds 5 volts.

11.4 A MONOLITHIC ZERO VOLTAGE SWITCH

Integrated circuit zero voltage switching circuits are available from several manufacturers. Basic principles of operation of most types can be understood from the following discussion of the obsolete GEL300. The GEL300 was primarily a combination trigger circuit and threshold detector to provide zero voltage switching control of resistance loads when used with thyristors such as triacs or SCR's. The circuit provided a differential input stage, designed to sense resistance bridges, with enough connections brought out to provide a wide variety of useful configurations. Output of this device can be adapted to provide minimum RFI temperature control or to drive small relays or lamps.





FIGURE 11.10 CIRCUIT DIAGRAM OF THE GEL300 IC OFFERED IN A 14 PIN DIP. NUMBERS REFER TO PIN CONNECTIONS

that the main differences between this figure and Figure 11.9 is the addition of an input stage consisting of transistors Q_1 and Q_2 connected in a differential amplifier configuration and a balanced resistor pair $(R_1 \text{ and } R_2)$, which can be used as one side of a resistance bridge. The circuit is so designed so that when Q_1 is conducting, its collector current inhibits all output from the circuit $(Q_5 \text{ and } Q_6)$. Otherwise, the IC behaves exactly as explained before and the same precautions concerning triac selection hold true (see also Chapter 12 for more details concerning the use of the GEL300 in heating control circuits, in low power circuits, staging heaters, sensors, etc.

11.4.1 Output and Power Connections

There are a wide variety of input and output connections for I.C. zero voltage switches. The basic AC connection for triggering a triac is shown in Figure 11.11.



RA = THERMISTOR FOR TEMPERATURE CONTROL APPLICATIONS

FIGURE 11.11 BASIC POWER CONTROL CONNECTION

If it is necessary to control a pair of SCR's, the connection of Figure 11.12(a) could be used. In this connection, the SCR's are driven by means of the pulse transformer T_1 . Since the GEL300 output pulse is quite long, and normally starts before line zero crossing, it is necessary to shift the pulse so that the output of the pulse transformer occurs at the proper time for triggering. This may best be accomplished by advancing the pulse from the GEL300 with a leading network as shown in the same figure. The output pulse to the SCR is taken from the pulse that is generated from stored energy when the pulse in the primary stops. This circuit scheme might also be used where isolation between the line and the firing circuit is required. To provide a completely isolated low voltage control circuit, isolation transformer T_2 can be added. T_2 need only supply about 15 mA at 24 VAC.




FIGURE 11.12 SCR TRIGGERING CONNECTIONS

Figure 11.12(b) uses on SCR connected as a remote base symmetrical transistor, Q_1 , to provide triggering for other SCR's. Q_1 is a low current SCR such as a C5 or a C106 of sufficient voltage rating for the line voltage used. The output current from the GEL300 provides the negative base drive required by Q_1 for both half cycles. Gate current for each SCR flows from either D_2 or D_3 , through R_1 and Q_1 to the gate of the required SCR. Diode D_1 is to protect the GEL300 in the event of Q_1 firing as a normal SCR due to a transient.

Since the output of the IC is limited plus the fact that the current gain of the symmetrical transistor is so low, other means must be found to trigger large SCR's.

11.4.2 Mating the IC to the High Current SCR

The circuits shown in Figure 11.13 show various ways of amplifying the IC output to a high enough level to guarantee a positive turn-on of most any high current SCR. Since the GEL300 circuit was designed specifically to trigger triacs, it is desirable to use a triac as a pilot SCR wherever circuit voltage will allow its use, as shown in Figure 11.13(c). Figure 11.13(a) shows a useful technique for firing a pilot SCR from a negative current source as is available from the GEL300. The diodes D_1 and D_2 are needed to prevent excessive voltages from being developed across the IC when initially turning on SCR₁ and SCR₂. Figure 11.13(b) provides positive slave firing of SCR₁ by means of the PUT. R_5 and C_2 may be adjusted to have the charge stored in capacitor C_1 dumped into the gate of SCR₁ anytime before, during or immediately after the cessation of current in SCR₂. This circuit does away with many of the disadvantages associated with slave firing circuits having only passive components.




FIGURE 11.13 HIGH CURRENT SCR GATE CIRCUITS TRIGGERED FROM THE GEL300

11.4.3 Connections for the Input Section

The basic connection of the input section as shown in Figure 11.14 is the direct comparison of a resistance bridge, using the internal resistors as one side of the bridge. R_A and R_B should be no lower than 5000 ohms in value to prevent undue loading when using the internally generated supply. The highest value of R_A and R_B may be determined by the inhibit current (5 μ A max) and the allowable error in the application. Obviously the next step could be to use both sides of the differential stage in an external bridge or to compare two external DC levels. For temperature control applications, R_A is usually a negative temperature coefficient thermistor.




FIGURE 11.14 BASIC BRIDGE CONNECTION FOR THE DIFFERENTIAL INPUT STAGE

The collector of Q_2 (pin 8) can be used to generate a signal which indicates the state of the input stage. If Q_2 is on, and drawing collector current, then Q_1 is off and the circuit is supplying output. This collector current can be sampled by a resistor (from 2 to 10 K ohm) to give a voltage signal.

Chapter 12 includes more design ideas such as proportional control, staging of heaters to minimize light dimming, multiple triac triggering and others.

11.5 ZERO VOLTAGE SWITCHING AT HIGH FREQUENCIES

Many of the disadvantages of zero voltage switching at 50/60 Hz disappear as the power frequency increases. These disadvantages include:

- Temperature excursions on small load heating systems. Since
 the smallest increment of energy that can be applied is 1 or ½
 of a cycle, the temperature excursion may be excessive for
 heater loads with small thermal mass. Thermal mass could
 decrease inversely with frequency because energy absorbed is
 proportional to time.
- 2) Lamp dimming. Zero voltage switching control of lamp intensity is not possible because of excessive flicker at low light levels. Assuming that the eye is sensitive to any event that occurs less than 16 times a second, then at a 60 Hz, lamp intensity can only be lowered to ¼ brightness (1 pulse out of every 4). However at 400 Hz, the lamp could easily be dimmed to ½0 of its full intensity (1 pulse out of every 20). Therefore the solid state high frequency lamp dimmer combines all the advantages of solid state with very low EMI operation, especially critical on airplanes.

3) Motor speed control. Zero voltage switching of motors suffers the same disadvantages of (1) above, namely excessive bursts of speed for low inertia loads. Therefore, one would except the same improvement here at high frequencies as in (1) above.

11.6 THREE PHASE ZERO VOLTAGE SWITCHING POWER CONTROL

Figure 11.15 shows the GEL300 inside the phases of a three phase delta connected load. This circuit is a straightforward extension of the GEL 300 used in single phase circuits of Section 11.4.1. It is applicable to resistive or reactive loads by means of the circuit modifications shown. Control may be accomplished in two distinctly different ways. The first method would involve three separate thermistors as shown, each controlling one-third of the load. A separate type of control could be accomplished by the use of a central control technique shown in Figure 11.17 discussed later, which would synchronize all three load legs with one central sensor.




FIGURE 11.15 THREE PHASE ZERO VOLTAGE SWITCHING CIRCUIT CONTROLLING PHASE CURRENTS OF DELTA CONNECTED LOAD

The power control circuit of Figure 11.16 shows the use of the GEL300 controlling line current of a delta or wye connected load. R_5 is used to establish an artificial neutral in conjunction with C_2 which stabilizes the neutral such that it departs from zero voltage by less than 4 volts p.p. on a 240 volt line. C_2 also provides a slight phase lag to the GEL300 which guarantees that its narrow output pulse will properly trigger SCR_1 .




FIGURE 11.16 THREE PHASE ZERO VOLTAGE SWITCHING CIRCUIT CONTROLLING LINE CURRENT

If the load is inductive or is resistive and unbalanced, the changes shown for inductive loads must be made. Point "O" may be connected to a neutral in a four wire system only if D_1 is replaced with an SCR and the gating circuit is appropriately modified as for example in Figure 11.12(b).

A central or master control can be provided for three isolated GEL300's by means of L14 photo darlingtons as shown in Figure 11.17. The GEL230 is used as a high gain differential amplifier to drive the GEL300 fully into or out of their respective inhibit ranges by means of the light source. The circuit can be adapted to provide proportional control in the same manner as that provided for single phase application of the GEL300. This is accomplished by adding a sawtooth voltage to the input of the GEL230 (see Section 12.5.3).




FIGURE 11.17 THREE PHASE ZERO VOLTAGE SWITCH MASTER CONTROL CIRCUIT

REFERENCES

- J. D. Harnden, Jr., "The Controlled Rectifier Key to the Continuing Control Renaissance," Proceedings of the Special Technical Conference on Nonlinear Magnetics and Magnetic Amplifiers, August 6-8, 1958, pp. 414-424.
- 2. F. W. Gutzwiller and J. H. Galloway, "Power Grab by Linear IC's," Electronics, August 21, 1967, pp. 81-86.
- 3. E. K. Howell, "Practical Considerations of Solid State Electric Heating Controls," IEEE Conference Record of 1969 Industrial and Commercial Power Systems and Electric Space Heating and Air Conditioning Joint Technical Conference.
- "Noise Effects in Control Systems," Machine Design, December 19, 1968, pp. 146-156.
- 5. H. A. Gauper, et al, "The Special Problems of Power Semiconductors Presented to Power Sources," to be published.
- 6. F. W. Gutzwiller, "RFI-less Switching With SCR's," EEE, March 1964, pp. 51-53.

NOTES

12 SOLID STATE TEMPERATURE & AIR CONDITIONING CONTROL

12.1 INTRODUCTION

Solid state temperature controllers have revolutionized temperature regulation. These controllers feature mechanical ruggedness, high reliability, precise temperature control, multifunction operation, light weight and both silent mechanical and electrical (EMI-less) operation. The circuits described have been designed into electric heating, room conditioning, range oven and burner controls, ovens in general, portable appliances such as hair dryers and light industrial control applications. The temperature sensing elements are either negative temperature coefficient (NTC) thermistors or positive temperature coefficient (PTC) sensors such as thermistors, nickel wire, tungsten, platinum, etc. It is to be expected that new, low cost sensors for humidity and pressure will be incorporated as these transducers become available. Then the controller will become more economical on a function basis than the mechanical relays it replaces.

12.2 HOW TO SELECT THE PROPER CONTROL

There are many different types of temperature controls available, ranging from a very simple bimetallic relay to a very elaborate, proportional control, zero voltage switching electronic system. The design engineer is forced to adopt a systems approach in order to select intelligently the right control. The steps involved are:

- 1. To obtain a sound understanding of the thermal characteristics of the system to be controlled.
- 2. To prepare a well-defined specification of control system performance characteristics.
- 3. To recognize the limitations of the various control vircuits available.
 - 4. Fitting the control to the system.

The basic functions which must be performed in a solid-state electric heat control are shown in Figure 12.1. The comparator decides whether or not to apply power to the chamber after comparing the chamber temperature to the set point temperature. The different elements in this system are considered below and finally different circuits are presented which fulfill the requirements of the system specifications.





FIGURE 12.1 TEMPERATURE CONTROL BLOCK DIAGRAM WITH THERMAL FEEDBACK

12.2.1 Thermal System Model

The thermal characteristics of the system (chamber, heater and/or cooler, and losses) can be subdivided into two broad categories — steady state and transient. At steady state, the average temperature rise of the controlled environment depends upon its thermal resistance and the power input. The temperature gradient between the controlled space and the temperature sensor can also be important. Heating and cooling follow exponential curves so that if full power is required to maintain a set temperature, the time to reach this temperature is theoretically infinitely long. Therefore, to decrease the response time of the system requires an increase in available power and its pursuant oscillation. This naturally leads to transient analysis.

The model for most heating systems consists of a distributed network of thermal resistances and capacitances with one or more power sources. An exact electrical analogue exists (shown in Figure 12.2) so that if the different thermal resistances and capacitances are known, then the whole system may be easily simulated on an analog or digital computer. One can now predict the amount of overshoot or undershoot of temperature to a step input of heating or cooling power, the setting time, off-set, etc. The last link to close the loop on this network is the power controller.



EQUIVALENT NOMENCLATURE

HEAT

T (TEMPERATURE)-°C

P (POWER)-WATTS

C₀ (THERMAL CAPACITANCE)-JOULES/°C

R₀ (THERMAL RESISTANCE)-°C/WATT

R (RESISTANCE)-OHMS


MATHEMATICAL RELATIONSHIPS

 $T = R_{\theta} \cdot P$ $V = I \cdot P$ $T/dt = P/C_{\theta}$ dv/dt = I/C

FIGURE 12.2 ELECTRICAL ANALOGUE TO HEAT

12.2.2 Elements of Feedback Control

The control of temperature requires a closed loop feedback control system in which the regulated temperature is sensed, compared with a reference (set point), and a decision made as to whether power input should be changed. In the elementary, ideal thermostat, the switch is closed at any temperature below set-point, and open at any temperature above set-point. The chamber temperature must fluctuate above and below the set-point, shown in Figure 12.3, in order to establish an average input power. These fluctuations can be quite excessive in heating systems because of long thermal time-constants of the chamber, heater, and thermostat, and because of transport delays.



Good temperature control, with small fluctuations, can be achieved by properly controlling average input power in proportion to the error or difference between chamber temperature and set-point, as in Figure 12.3(b). It has been shown⁽¹⁾ that a well designed proportional control can maintain room temperature within small fluctuations of 1°C over the full range of heat loading, without fluctuations so that an order of magnitude better control can be achieved in a smaller, better insulated system.

Since the control of electric heat is a closed-loop feedback control system, the essential elements and characteristics of closed-loop systems need to be examined. The accuracy and stability of a feedback-control system are determined by the factors of system gain and phase-shift or delay.

The open-loop system gain can be defined as the possible change in room temperature per degree change in sensed temperature. For example, in a heating system which, at full power, will just maintain 24°C (75°F) space temperature at -37°C (-35°F) outside temperature and with a proportional thermostat which provides full power when space temperature is five degrees below set-point (and zero power when space temperature is equal to set-point), the system gain is (24 - (-37))/5 or 12.2. In general, higher gain produces more accurate temperature control but also tends to become unstable in the presence of slow thermal responses and transport delays in the system. (2) The temperature fluctuations caused by the elementary ideal thermostat are system oscillations resulting from the virtually infinite gain of such a system. The practical elementary thermostat switches on at one temperature and off at a slightly higher temperature. This differential causes even wider temperature fluctuations to occur, hence should be kept as small as possible. Sensor differential cannot be eliminated completely in mechanical thermostats since it is both inherent and necessary for proper operation and contact life. A small differential would mean many operations and thus rapidly wear out the thermostat.

12.2.3 Phase Shifts

Time is another important factor in system stability. Thermal storage capacity of the heating system, thermal time-constants, and cycling rate are the time-dependent variables which contribute to thermal phase shifts in the system. The response time of the control system should be short compared with the thermal system time-constants. It was found long ago that adding an "anticipation" heater to the thermostat improved system performance. This "anticipation" actually produces proportional control by forced cycling (oscillations) the thermostat itself, providing average room input power in proportion to the difference between space temperature and set-point. This alleviates the problem of excessive temperature fluctuations due to delays in heat reaching the system from the source. In a totally air conditioned system, it should be expected that both anticipation "heaters" and "coolers" would be designed into the system.

12.2.4 Proportional Control

To obtain proportional control, the heaters are switched on and off periodically. The switching repetition rate limits response time, hence must be comparatively fast. The limit on minimum repetition period is determined by characteristics of the switch and effects on the power system. Sensor time-constant must also be relatively short in

order to avoid excessive delay in the system. In other words, system gain must be less than unity at 180 degrees phase-shift. A damping factor of 0.8 is desirable for fastest response with minimum overshoot.

The number of degrees which space temperature must drop below set-point to produce full power input is defined as "droop" by industry terminology, and is also known as the proportional band. In a system which has a 5 degree linear proportional band, similar to Figure 12.4, a demand for 50% input power is met when space temperature is 2.5° below set-point. This drop in room temperature is known as "offset" and is a direct function of the proportional band. It should be noted that system gain, hence accuracy and stability, is not simply a function of the proportional band, but also depends upon maximum input power, heat losses and insulation.




FIGURE 12.4 PROPORTIONAL CONTROL

12.2.5 Controller Specifications

Since the accuracy and stability of a feedback control system are governed by the characteristics of all components within the system, it is not possible to completely specify system performance by defining the control elements alone. However, based upon experience in residential heating tests, (1) results indicate that it may be possible to prescribe control element characteristics which can generally provide acceptable system performance. The four parameters are:

1. Proportional band 3. Sensor Time Constant 2. Switching period 4. Differential

To provide the above characteristics mechanically would be extremely difficult, but they can be easily met with solid-state control. The solid state system includes the temperature sensing, information processing, and power switching functions.


The last remaining control specification which may have to be considered is linearity. Quite commonly it is required that the system temperature vary directly with a potentiometer setting. The problem is two-fold. Linear temperature sensors such as Ni or Pt wire are usually low impedance so that they require additional buffering or a special sensing network. Non-linear temperature sensors must be compensated with series and parallel resistances which result in loss of sensitivity. (3)

12.3 PHASE CONTROL VS ZERO VOLTAGE SWITCHING

One of the obvious advantages to solid-state power switching is the absence of a wear-out mechanism typical of mechanical switches. Since the solid-state power switch is capable of submillisecond operation, average power could be controlled by turning on for a controlled portion of each half-cycle of the ac supply, as shown in Figure 12.5(a). Phase control method of operation has traditionally enjoyed the following two main advantages:

1. The circuit is inherently proportional control and should be able to maintain a tighter differential with smaller temperature fluctuations.

2. The circuits are usually simpler and, therefore, less expensive.




However, phase control produces high frequency components each time the switch closes and will require adequate filtering in order to hold electromagnetic interference (EMI) within acceptable limits (Chapter 17). Because such filters can become rather large and expensive and since it is anticipated that the allowed limits on EMI will decrease, phase control circuits look less and less attractive for large loads and zero voltage switching is recommended (Figure 12.5(b)).

Both phase control and zero voltage switching are covered extensively in the literature and elsewhere in this manual (Chapters 9 and 11 respectively). Therefore the discussion of the circuits will concentrate more on demonstrating what can be done to achieve low cost, adjustable gain or linear control rather than circuit operating details.

12.4 PHASE CONTROL CIRCUITS

Figure 12.6 shows the basic, full wave, phase control circuit. The circuit is economical because of few components but yet it can control up to 6 kw of heating or cooling power with moderate gain using a 400 volt, 25 amp triac (SC260D). In most phase control circuits using thermistors, heating and cooling can be interchanged by interchanging the thermistor and the reference. Another interesting feature is the use of the ST2 diac as a back-to-back zener diode. The diac has a negative resistance region in its E-I characteristic. This allows the circuit in Figure 12.6 to boast of line voltage stabilization. As the input voltage

increases, the diac voltage, and hence the charging voltage to the 0.1 μF capacitor, decreases. This phases back the conduction angle of the triac so that the load voltage is reduced. The control is obviously non-linear over a wide temperature range because of the use of the thermistor.



- I. THERMISTOR TYPE IDIOI OF NATIONAL LEAD OR EQUIVALENT
- REVERSE THERMISTOR AND POTENTIOMETER FOR COOLING LOAD.
- 3. 47K, 2W FOR 220V OPERATION.

FIGURE 12.6 BASIC, FULL-WAVE, PHASE CONTROL FEATURING VERY LOW COST

Figure 12.7 shows a higher gain version of this circuit, thereby allowing less droop. Cost increases correspondingly. The gating circuit consists of a basic PUT relaxation oscillator circuit (see Chapter 4). The conduction angle is controlled by the thermistor T. As the temperature falls, its resistance increases thereby triggering the 2N6027 earlier in the cycle.




FIGURE 12.7 MODERATE COST, FULL WAVE, HIGH GAIN, PHASE CONTROL CIRCUIT

12.4.1 Remote Sensor

There are situations where it is inconvenient or impossible to mount the temperature sensor right in or adjacent to the temperature environment. Examples are electric blankets, vibrating systems or ones containing corrosive elements, or systems where the controller is separated from sensor which can lead to false triggering in an electrically noisy environment. In thise case, it is necessary to go to an indirectly heated temperature sensor (see Figure 12.8). The load current flowing through $R_{\rm F}$ heats up the thermistor to achieve regulation. The selection of $R_{\rm F}$ is extremely critical and of course its temperature must somehow reflect the controlled space temperature if the system is expected to be sensitive to unexpected thermal transients.




FIGURE 12.8 TEMPERATURE CONTROLLER WITH INDIRECTLY HEATED TEMPERATURE SENSOR




FIGURE 12.9 PRECISION PROPORTIONAL TEMPERATURE CONTROL

12.4.2 Linear Phase Control

The circuits of Figures 12.6, 12.7 and 12.8 have low control "gain" and a non-linear transfer function. In order to achieve both, one can resort to a ramp and pedestal type of control. An example is shown in Figure 12.9. A full explanation of this type of triggering circuit and the many functions that can be performed have been given in Chapter 9. Both the high gain and the linear transfer function are obtained by charging C_1 from the unclamped sinusoidal waveform. This replaces the linear ramp with a cosine ramp to compensate for the sinusoidal supply waveform. System gain can be adjusted over a wide range by changing the magnitude of charging resistor R_6 . By selecting a ramp amplitude of 1 volt, for example, and assuming a zener diode of 20 volts, then a 22% change in the thermistor resistance results in the linear, full-range change in output.

To obtain a higher input impedance, an n-p-n transistor may be used as an emitter-follower as shown in Figure 12.10. If the transistor has a current gain of 100, then the values of R_3 and R_4 can be increased by two orders of magnitude, thus greatly reducing power dissipation in the sensing element R_4 . In this example the 2N5306 darlington transistor was used. Also note the substitution of the 2N6027 programmable unijunction transistor in place of the 2N2646 conventional unijunction transistor.




FIGURE 12.10 TRANSISTORIZED MODIFICATION FOR HIGH RESISTANCE THERMISTORS

Figure 12.11 employs a monolithic integrated circuit, the GEL301, phase controlling a heater load in response to a thermistor. This same circuit could be used equally as well with a fan or blower motor.




FIGURE 12.11 TEMPERATURE CONTROLLER EMPLOYING GEL301 RF FILTER NEEDED BECAUSE OF PHASE CONTROL

 R_A is a thermistor having about 50,000 ohms resistance at the desired operating temperature. R_B can be made variable in order to select the temperature set point. The circuit will control the load voltage range from $0\,\%$ to $100\,\%$.

Zero voltage switching control will always result in greater temperature excursions of the heating element since the minimum on-time of the latter must be full cycle. This excursion may be uncomfortable for some types of heaters, e.g., radiant heaters. In this case, phase control is the only answer.

12.5 ZERO VOLTAGE SWITCHING CIRCUITS

To achieve zero voltage switching temperature control, the control circuit must include a temperature sensor detector, a line voltage crossing detector and a gate drive circuit. For a thermistor sensor, the detector can be a simple differential amplifier which amplifies a bridge imbalance. The zero crossing detector can take several forms, one of which will be described below. The gate drive circuit can be either a pulse or a dc drive, but must appear (or begin in the case of a dc drive) at the proper time in the cycle.

12.5.1 Zero Voltage Switching With Integrated Circuits

To accomplish the zero voltage switching function General Electric introduced the GEL300 integrated zero voltage switching circuit in 1967. This integrated circuit accomplishes all the tasks outlined above in a single dual inline package (DIP). A functional circuit diagram for the GEL300 is shown in Figure 12.12. Also see Chapter 9 for further details. Although this is now obsolete, the discussion that follows is informative for applications utilizing similar integrated circuits.

As the line voltage goes through zero, the current through $R_{\rm s}$ also goes through zero, and if required, the GEL300 puts out a gating pulse. The pulse will be centered on the zero crossing and will end at a specified time. This time is important when triggering triacs, because it determines, along with the load current level, the latching current requirements of the triac. It is therefore important to use triacs which are tested for the proper gating and latching characteristics. Triacs are now available from General Electric especially selected for use with the GEL300. The user need only add a "12" or "22" suffix to the standard triac part number in order to obtain a triac with the proper gating and latching characteristics. (The type "22" represents an isolated stud device whereas the type "12" is non-isolated.)





FIGURE 12.12 FUNCTIONAL DIAGRAM OF GEL300

There are a wide variety of input and output connections for these circuits. The basic ac connection for triggering a triac is shown in Figure 12.13.



RA = THERMISTOR FOR TEMPERATURE CONTROL APPLICATIONS

FIGURE 12.13 BASIC GEL300 TRIAC HEATER CONTROL

Figure 12.14 shows a connection that will utilize the GEL300 from a dc source. This operation is accomplished by opening pin 5




FIGURE 12.14 GEL300 CONNECTION FOR ANY POWER FACTOR LOAD

(disabling the zero crossing detector) and permitting the input section to determine the circuit output.

12.5.2 Zero Voltage Switching With an Inductive Load

In many cases where it is desirable to turn on an ac inductive load, the RF noise associated with a random triggering time is not objectionable. For this application, triggering methods shown in Figure 12.13 would not be suitable because pulses at line voltage zero crossing would not be compatible with the lagging current of an inductive load. The connection of Figure 12.14 shows the use of the GEL300 from an 8 volt dc supply to supply dc trigger current greater than 50 mA to the triac gate. With this type of triggering, the power factor of the ac load is not critical. The p-n-p transistor keeps the power dissipation in the GEL300 down to an acceptable level.

In those instances where a random triggering point for initial turn-on is objectionable, adding a resistor $(R_{\rm s})$ as shown in Figure 12.15 will provide line synchronization of the first trigger pulse, followed by dc gate current. Whenever an inductive load is controlled, care should be taken to avoid half wave operation. This can be done by introducing a controlled hysteresis.




FIGURE 12.15 GEL300 CONNECTION FOR ZERO VOLTAGE SWITCHING FOR ANY

When using the GEL300 in one of the above configurations, fairly good temperature regulation will occur. Control point repeatability will be within $\pm 0.5\%$ of the sensor resistance, with the control point being the set point resistance $\pm 5\%$ (i.e., $R_A=R_B\pm 5\%$ at the control

point but for any given GEL300 this point will not vary more than

0.5% over the usable temperature range of the thermistor).

With the GEL300 most thermistors with resistances between 2.5 K and 50 K at operating temperatures can be used. It should be noted that four to five volts appear across the thermistor, so that for very small thermistors some self heating might occur. Table I lists several thermistors which have been used successfully with the GEL300.

Operating Temperature	Model Number *	Туре
5°C - 25°C 25°C - 85°C	1H203 1H503	Hermetic Hermetic
40°C - 110°C 80°C - 150°C	1H104 4H504	Hermetic Hermetic
100°C - 175°C	81G504 4H105	Probe Type Hermetic
160°C - 255°C	81G105 81G90510	Probe Type Glass Bead

^{*}National Lead Co., P.O. Box 420, Heights Town, N.J.

TABLE I: SOME THERMISTORS FOR USE WITH THE GEL300

12.5.3 Proportional Control With Zero Voltage Switching

There are cases where the on/off, zero voltage switching controls do not maintain the temperature within tight enough tolerances and phase control is objectionable. In these cases other methods must be used.

Proportional control systems are essentially the same as on/off type controls except that an anticipatory function is included. This function can take several forms, such as a modulation of the sensor through the use of an electrical or thermal signal generated independently of the feedback from the controlled system. The simplest example of such a system would be to add an auxiliary heater to a system such as the one in Figure 12.8. If this heater was controlled by the GEL300 and placed adjacent to the thermistor sensor, the sensor would heat up more quickly than normally. This in turn would cause the load power to be removed prematurely.

With some care, an auxiliary heater could be designed so that the load would be de-energized at the point in time when the stored heat energy was sufficient to permit the system to come to a stable operating

point much sooner due to the lessening of the overshoots.

Because of the non-repeatability of most thermal systems, it is usually easier to implement proportional control circuits on an all solid state basis. Figure 12.16 shows such a system. In this system the modulation generator is a relaxation oscillator, using the 2N6028 Programmable Unijunction Transistor, which produces a sawtooth waveform with a 30 second period. The modulation wave is coupled into the sensor and reference circuit through the 2N3391 transistor buffer amplifier in order to get a modulation amplitude equivalent to a 1°C change in sensor temperature. With the relaxation oscillator time constant and the proportional band as shown in this system, as well as the system shown in Figure 12.17, the system will control normal room heating to within 0.5°F.




FIGURE 12.16 TYPICAL SOLID STATE SPACE TEMPERATURE CONTROL

The system of Figure 12.17 is very similar in operation to that of Figure 12.16. The primary difference is in the method of obtaining sensor modulation. In the latter the modulating current is introduced across a resistor which represents only 10% of the input bridge impedance whereas Figure 12.17 introduces the modulation directly across the reference arm of the bridge. This allows the modulating current to be decreased to one tenth of its value in Figure 12.16. This in conjunction with the use of the 2N5306 darlington transistor allows the use of a 0.47 μF capacitor to achieve the same time constant as the 100 μF gives in the former circuit. An additional advantage of the circuit of Figure 12.17 is that only two wires are required for a remote thermostat where in Figure 12.16 a three wire system is required.




FIGURE 12.17 PROPORTIONAL CONTROL TEMPERATURE REGULATOR


Both of these circuits are compatible with the slaving and staging circuitry, which will be discussed later.

12.5.4 Low Power Zero Voltage Switching Using the GEL300

When the GEL300 is used with a triac as a zero voltage power switch, the triac latching current is the limiting parameter. If the current through the triac does not exceed the latching current at the end of the gate pulse, the triac will return to the non-conducting state and the control will therefore not operate correctly. For this reason, the GEL300 specifications include a listing of special triacs which are tested for latching at a minimum load current of 4.2 amperes.

To allow load less than the 4.2 amperes possible with the specified triacs, the gate pulse must be shifted in time. This allows the conduction current to reach higher levels than would have been possible without the shift. A problem occurs if the pulse is shifted too far and the gate pulse does not occur until after the line voltage zero crossing. When this happens RFI is introduced into the system. To eliminate this RFI the pulse width must be extended.

The diagram and chart show how the gating pulse can be modified and the minimum loads which can be handled with each circuit.




120 VOLT Load (watts)	SUPPLY R ₁	R_2	R ₃	C	Approx. Min. Pulse	Approx. Pulse ϕ Shift
500	∞	10 K	0	0	$100~\mu { m sec.} \ 100~\mu { m sec.} \ 100~\mu { m sec.} \ 150~\mu { m sec.} \ $	0
400	∞	7.5 K	2.2 K	0.01 μfd, 200V		25 μsec.
250	∞	7.5 K	2.2 K	0.022 μfd, 200 V		50 μsec.
200	6.8 K	4.7 K	2.2 K	0.047 μfd, 200 V		75 μsec.
240 VOLT	SUPPLY					
1000	∞	20 K	0	$ \begin{array}{ccccccccccccccccccccccccccccccccccc$	100 $\mu \text{sec.}$	0
800	∞	15 K	4.7 K		100 $\mu \text{sec.}$	25 μsec.
500	∞	15 K	4.7 K		100 $\mu \text{sec.}$	50 μsec.
400	6.8 K, 1/2 W	6.8 K	3.3 K		150 $\mu \text{sec.}$	75 μsec.

FIGURE 12.18 DESIGN CHART FOR LOW POWER LOADS

12.5.5 How to Use Low Resistance Sensors

The above circuits operate extremely well with negative temperature coefficient thermistors in the impedance range of 1 K to 10 K ohms, but are unsuitable for very low impedance sensors. Most low impedance sensors are used at the higher temperatures and are normally of the positive temperature coefficient variety such as Nicrome,* tungsten and platinum. For this sensors the circuit of Figure 12.19 has been developed.

^{*}Trademark of Driver-Harris Company



- NOTES.
- ADJUST R₁₃ TO MID POINT BETWEEN ON AND OFF WITH C₂ SHORTED, OSCILLATOR DISABLED.
- PROPORTIONAL CONTROL BAND (GAIN) DETERMINED BY Rg.
 WITH VALUES SHOWN, PROPORTIONAL BAND IS 1% RSENSOR AND STROBE RATE IS 21/SECOND.
- 4. A PULSE TRANSFORMER CONNECTED BETWEEN (Y) AND (Z) GIVES A SENSOR ISOLATED FROM THE LINE

FIGURE 12.19 USE OF THE GEL300 WITH A LOW RESISTANCE SENSOR

The circuit includes a 2N6027 PUT relaxation oscillator which operates at 20 pulses per second. When the PUT turns on it pulses a resistor bridge consisting of a reference divider (R_4 , R_5) and the input divider ($R_{\rm set}$, $R_{\rm sensor}$). The dividers are coupled to the GEL300 inputs by means of a capacitor and diode combination, such that with each pulse, some charge on the capacitor is removed. The amount of charge is proportional to the divider ratio. The resistors R_8 , R_7 and R_6 serve to reset the coupling capacitors between the pulses. Since each divider is connected to opposite sides of the input differential amplifier of the GEL300, the GEL300 will turn on if the $R_{\rm set}$, $R_{\rm sensor}$ divider is unbalanced such that point Y is higher than the 50% point of the voltage between X and Z. For positive temperature coefficient sensors this is equivalent to an under temperature condition.

An interesting modification of this circuit involves isolating the sensor from the line. To accomplish isolation of the sensor, one needs only to connect a pulse transformer (such as a Sprague 11Z12 or a Pulse Engineering PE-2229) between points Y and Z. The low resistance sensor is then connected to the pulse transformer secondary to complete the circuit.

12.5.6 Multiple Triac Triggering

If more than one triac is required additional triacs can be added in the manner shown in Figure 12.20. In this circuit, the D39C1 PNP Darlington serves as a buffer amplifier between the GEL300 and the triac gates. With 50 ma I_{gt} triacs, five triacs can be driven from each PNP. There are other advantages of this approach. The first is that by increasing R and C so that the time constant is about 10 ms, integral cycle control can be obtained. This ensures that inductive loads are switched for full cycles eliminating the possibility of saturation.




FIGURE 12.20 GEL300/GEL304 TRIGGER CIRCUIT FOR DRIVING MANY TRIACS

The second advantage is that with the widening of the pulse width triacs no longer need be selected for latching and pulse gate trigger current. Pulse widths of 200 μ sec will guarantee that all triacs will be latched on by that time and the gate trigger current can be considered dc for such a wide pulse.

12.5.7 Load Staging

Many times when multiple loads are to be controlled, it is desirable to sequentially energize them. Figure 12.21 shows a method of doing this. The circuit is an extension of Figure 12.20, with the RC time constant set greater than the period of the 60 Hz line voltage so that if the GEL300 calls for load power the adjacent gain block will be in the on condition for at least the next full cycle.




FIGURE 12.21 STAGED TEMPERATURE CONTROL

When this gain block is on it begins to discharge the 1.0 μF capacitor coupled to its output through the 10 megohm resistor. After 6 seconds the second gain block will turn on and trigger the triacs connected to its output. If the GEL300 output stops pulsing the first gain block will turn off resetting the 1.0 μF capacitor quickly through the bypass diode around the 10 megohm resistor. This then restarts the timing delay. By varying the 1 μF capacitor or the 10 megohm resistor delay times from one cycle to several minutes can be obtained. If this staging mechanism is used with a proportional control system, such as the one described below, one could set the delay time greater than the repetition rate of the proportioning circuit. Under this condition the staged loads would only be energized when the system is operating outside the proportional band and full power is being required.

12.5.8 Fail Safe Operation

Positive temperature coefficient sensors have an inherent advantage -fail safe operation. If a P.T.C. sensor is broken or opens, it appears as if an over-temperature condition exists and no power is delivered to the load. Negative temperature coefficient sensors lack this advantage; in some applications this aspect should be considered in the design. To avoid this possibility, the circuit of Figure 12.22 may be employed. In this circuit, if the sensor opens, the PUT turns on providing base drive to the transistor. The transistor then shorts the supply capacitor of the GEL300 rendering it inoperative. When the capacitor is discharged the PUT will turn off but will turn back on when the internal supply of the GEL300 attempts to recharge the capacitor. When the sensor is replaced the system will resume normal operation.





FIGURE 12.22 SENSOR OPEN DETECTOR FOR GEL300F1

12.6 AIR CONDITIONING

Up to this point, the discussion has mostly entailed electric heating with some small mention of phase control to regulate motors. However, heating is but one facet of space conditioning. Other aspects are cooling, ventilating, and heat distribution systems. In all (neglecting thermoelectric cooling), motor control plays a key role. While Chapter 10 is devoted exclusively to this subject, specialized circuits have been developed and tested (1) for these roles and should be mentioned.

12.6.1 Cooling

Most systems, with the exception of hot water, utilize a condenser and compressor to cool room air. A majority of these systems allow these cooling components to have hysteresis, i.e., the temperature at turn-off is lower than that at turn-on, reducing the number of times the cooling components operate and thus increasing their life. The mechanical method is to utilize a mechanical thermostat to turn the units on and off directly or, for the larger units, through an electromechanical relay. In a solid state system, considering the relatively high compressor surge current for the larger units (60 amps or greater), and the desire to isolate the thermostat from the line voltage, it is presently economically advisable to retain the electromechanical relay. To this end, the circuit of Figure 12.23 is a solid state replacement for a mechanical thermostat designed to control a condenser fan and compressor.



ALL RESISTORS 1/2W ±10% UNLESS OTHERWISE NOTED.

FIGURE 12.23 COOLING COMPRESSOR AND CONDENSER CONTROL

The condenser fan and compressor are energized by Q_8 through relay K_1 . Q_8 is turned on simultaneously with Q_7 . Consequently it

remains to turn on Q₇ whenever room cooling is required.

 Q_1 , & Q_2 , used here as a level detector with hysteresis, are utilized to control Q_7 and consequently the condenser fan and compressor. Q_5 and Q_6 will be off and Q_7 on through R_{12} , D_2 , D_3 , Q_8 and relay K_1 , regardless of the AC power signal, if Q_1 is on as dictated by the thermostat components. Therefore, when the room temperature is high, Q_1 is on, Q_5 and Q_6 are off, Q_7 is on, and power is applied to the condenser fan and compressor. At this time R_6 , R_{15} and R_{12} are across R_1 , R_2 and part of R_3 . As the room temperature decreases, the increasing resistance of R_T will overcome Q_1 and turn on Q_2 , Q_5

and Q_6 , removing power from the cooling components, allowing room temperature to increase. Note that R_6 , R_{15} and R_{13} are now across R_4 and part of R_3 . The changing position of R_6 and R_{15} introduces hysteresis and requires the room temperature to increase somewhat before the resistance of R_T reduces sufficiently to allow Q_1 to conduct and ultimately re-energize the cooling components. The hysteresis of this control is adjustable from approximately 0.25°F to 4°F by R_6 .

 $\rm R_7$ isolates the thermostat from $\rm Q_2$ interference and $\rm C_1$ eliminates erratic relay closure due to noise. The circuit was designed to be operated with mechanical overload protection to prevent rapid, continuous compressor current surges. However, if desirable, this feature could be accomplished electronically.

12.6.2 Ventilating

A proportional motor control which varies the speed of a ventilating fan or blower in response to a heating or cooling requirement, aids in reducing room temperature variations, drafts, noise and variation in noise. (3) These advantages have been well known in the room conditioning industry but were not economically feasible until the arrival of solid state. Since a ventilating motor does not usually require the high current capability of inverse parallel SCR's, a triac power switching component is generally used. The triggering circuits may be simple or sophisticated, depending upon the accuracy desired. The thermistor thermostat is similar to that used for heating or cooling, however, it may not be located within the room, e.g., it may be located within a heated or cooled chamber.

In the customary electromechanical furnace central heating system (oil, gas, etc.), the room thermostat controls the action of the burner and a second thermostat, mounted in the bonnet, controls the action of the blower. When the room thermostat calls for heat, the burner is energized and bonnet temperature begins to rise. When bonnet temperature reaches a predetermined high-temperature limit, the blower is energized to circulate the heated air. When the room thermostat is satisfied and de-energizes the burner, the blower continues to run until the bonnet temperature drops below a given low temperature limit, at which point the blower is turned off. This on-off cyclic action results in room temperature variations that are beyond the control capability of the room thermostat. (4)

Figure 12.24 shows a solid state speed control assembly for the furnace blower that replaces the bonnet thermostat with a thermistor. This assembly provides continuous control of blower speed in response to bonnet temperature. It also limits the minimum speed at which the motor can run which protects the bearings, and maintains




FIGURE 12.24 FURNACE BLOWER MOTOR SPEED CONTROL

a gentle circulation of air through the heating system. When the room thermostat energizes the burner, the blower speed will increase gradually as bonnet temperature increases. Heat is thereby distributed to the house as soon as it is available from the burner and the thermostat then has the opportunity to turn off the burner long before the full capacity of the system is reached. The effect greatly reduces the temperature excursions that can be experienced in mild weather. Under these mild heating load conditions, the blower may never reach full speed in order to maintain the proper temperature of the house. Conversely, in severe weather, the blower may never reach minimum speed because of the high demand for heat. The control is capable of controlling up to 10 amperes on a 230 volt line. It is contained in approximately a 1" x 2" x 3" metal housing equipped with pigtail leads, as shown in Figure 12.24, to which are connected the user's supply voltage, motor load, thermistor T and potentiometer R₁.

The detailed operation of the control is as follows. When the triac is pulsed on through either diac, it applies power to the motor load until the current reduces to near zero at the end of its half cycle. The triac then turns off, removing power from the motor, allowing the triggering circuits, consisting of C₁, C₂, R₁, R₃ and the two diacs, to start timing again with reference to the voltage across the triac. As mentioned earlier, this type of trigger synchronization may result in an unsymmetrical AC waveform applied to the motor, but for the intended applications it is generally satisfactory. When the bonnet temperature is low, the resistance of R₃ will be high, and the time required for C₁, charging through R₃, to reach the breakover potential of its diac will be long. Therefore, depending upon the setting of R₁, it is possible that C₂ will reach the breakover potential of its diac first, guaranteeing the minimum speed limit. As the temperature of the bonnet increases, with resulting decrease in R₃, C₁ will fire the triac through its diac earlier in the cycle than C2 and R2 are capable of, increasing motor speed.

 C_3 and R_2 prevent dv/dt triggering and, assisted by L_1 and C_4 , smooth the steep voltage wavefront, reducing RFI to a tolerable level.

12.6.3 Ventilating Blower Control for Heating and Cooling

Some room conditioner systems are designed with a ventilating blower (or fan) proportionally controlled during the heating and cooling cycles. This has proven to provide excellent room temperature regulation.

The circuit of Figure 12.25 is such a control. It is designed to be operated from one thermostat located within the room. When neither room heating nor cooling is required, the control operates the blower at minimum speed. As room temperature decreases from SP, blower speed is proportionally increased. When the heating source increases room temperature the control will proportionally reduce the blower speed. Likewise when room temperature increases from SP, blower speed is proportionally increased and then proportionally decreased when the cooling source lowers the room temperature. From the previous discussion it should be noted that the control is capable of proportionally increasing blower speed for either an over or under temperature deviation from SP. In addition it has RFI and dv/dt suppression, line voltage synchronization with a continuous triac gate signal for good motor performance, minimum speed limit, thermostat isolation and is capable of controlling 6 amperes at 240 volts. Higher currents are possible, but probably not needed, by utilizing a larger power triac.




FIGURE 12.25 VENTILATING BLOWER CONTROL (HEATING AND COOLING)

The control is capable of being operated in conjunction with the cooling compressor and condenser control of Figure 12.23, therefore it utilizes their common components of T_1 , D, C, R, Z and the thermostat, consisting of R_9 , R_{10} and thermistor R_T .

The detailed operation is as follows:

When the triac Q_9 is triggered through T_2 by the triggering circuit, which consists of those components connected to the low voltage side of transformer T_1 , it applies power to the ventilating motor.

T₂ performs three functions: (a) provides coupling from the isolated triggering circuit to the triac gate; (b) supplies a continuous gate signal prior to triac turn-on; (c) automatically provides a symmetrical negative half cycle triac gate signal after once being shorted during the positive half cycle by Q₈. Functions (b) and (c) require some explanation. Note that the primary (220 volt side) of T₂ is connected to the gate of the triac. With its secondary open circuited, and the triac off, its impedance is high and, combined with the shunting effect of R₂₄, will not allow the triac to turn on. Shorting the secondary of T₂ some time during the positive half cycle causes a large primary current to flow into the gate of the triac. The current continues until the triac turns on, shorting out the primary of T2, stopping gate current and not allowing the transformer to change its flux level or direction. Removal of the short at the start of the negative half cycle and ultimately the turning off of the triac, results in the transformer preventing gate current until the supply voltage causes it to saturate during that negative half cycle. The transformer then permits sufficient turn on current until the triac turns on, again shorting out the primary of T₂, stopping gate current and not allowing the transformer to change its flux level or direction. Therefore, at the end of the negative half cycle the transformer core is reset ready to be shorted again during the positive half cycle. After a few cycles, the phase angle of negative cycle saturation will be very close to the phase angle at which shorting took place during the positive half cycle. Consequently T2 provides a continuous gate signal during the negative half cycle until the triac turns on, symmetrical with that of the positive half cycle. The symmetry is best with a square loop core. However, the transformer used is a standard filament type and results in very good motor performance. It should be noted that Q₈, triggered by Q₂, shorts T₂ during the positive half cycle and at the desired phase angle.

Synchronization to the voltage supply is accomplished by Q_1 . During the positive half cycle Q_1 is saturated and the DC supply voltage is applied to the triggering circuit. During the negative half cycle Q_1 is cut off, removing the DC potential, allowing T_2 to provide the predetermined negative half cycle symmetrical trigger.

 Q_2 is turned on when its anode potential is approximately 0.6 volt higher than its gate, as determined by the ramp and pedestal charging of capacitor C_2 . That is, C_2 charges very rapidly through Q_3 or Q_4 and R_7 and then continues to slowly charge through R_5 and R_6 , providing a high gain, well defined trigger for Q_2 . R_6 is then used as a reasonably independent minimum speed adjustment.

 Q_3 and Q_4 allow the control to increase blower speed for either an over or under temperature deviation from SP. At SP, R_{21} is adjusted so that the potential at the emitters of Q_3 and Q_4 are equal. At this time C_2 is charged at a rate which results in the blower rotating at its minimum speed. When the temperature decreases, Q_7 decreases conduction and the voltage at Q_3 rises, charging C_2 faster, increasing blower speed. When the temperature increases, Q_6 decreases conduction and the voltage at Q_4 rises, again charging C_2 faster and increasing blower speed. The rate at which the blower increases speed with respect to temperature deviation is very dependent upon th gain of the Q_6 Q_7 differential amplifier as dictated by the R_{11} , R_8 , R_{17} , R_{19} resistance ratios.

Capacitor C_1 reduces noise interference. Q_5 reduces the interference into the thermostat. R_{25} and C_3 prevent dv/dt triggering and, assisted by L_1 and C_4 , smooth the steep voltage wavefront, reducing RFI to a tolerable level.

12.6.4 Fan and Coil Blower Control

Figure 12.26 shows a proportional motor speed control especially designed for fan and coil water systems. A fan and coil water system is a room temperature regulator capable of heating or cooling by means of passing hot or cold water, from a central supply, through heat exchanger coils in each room where a blower helps transfer the heat from or to the room air. The purpose of this solid state control is to improve room temperature regulation by proportionately controlling blower speed in accordance to room temperature demands as indicated by the room thermostat.

Since heating or cooling is accomplished by passing hot or cold water respectively through one coil, the control must again be capable, as in Figure 12.25, of increasing blower speed for either an over or under temperature deviation from SP. In addition it has RFI and dv/dt suppression, a minimum speed limit and is capable of controlling 6 amperes at 110 volts. Higher currents and voltages are possible but probably not necessary. The triggering circuit is shown within the dotted block and is synchronized to the power triac, Q₁. This type of synchronization is acceptable for the majority of the motors used in

this application.

 Q_1 is triggered on with a pulse supplied by unijunction Q_4 , through T_1 . R_{11} and C_4 determine the minimum speed. When a unijunction firing signal is supplied through D_7 later in the cycle than that supplied through D_8 as a result of C_4 charging through R_{11} , the blower rotates at the minimum speed dictated by R_{11} . When the central water control determines that cooling is required, and provides water colder than normal room temperature, the water sensing thermistor T_w causes Q_2 to be off and Q_3 on. This requires C_3 to charge through R_4 and the room temperature thermistor T_A . If the relative resistance of T_A with respect to the SP potentiometer R_5 is such so as to request room cooling, C_3 will charge in a ramp and pedestal fashion T_a to the unijunction firing voltage ahead of T_4 , increasing blower speed and decreasing room




FIGURE 12.26 FAN AND COIL BLOWER SPEED CONTROL, TEMPERATURE REGULATOR

temperature. As more cooling is required the blower speed will be modulated up to its maximum. In the event the central water control determines that heating is required and provides water warmer than nominal room temperature, T_w forces Q_3 off and Q_2 on. Now C_3 charges through R_7 , R_6 and R_5 . Consequently when the relative resistance of T_A with respect to R_5 is such so as to request room heating, C_3 will again charge to the unijunction firing voltage ahead of C_4 , increasing blower speed and room temperature. Thus blower speed is increased for either an over or under temperature deviation from SP.

R₁ and C₁ prevent dv/dt triggering and, assisted by L₁ and C₂, smooth the steep voltage wavefront, reducing RFI to a tolerable level.

REFERENCES

- Penkalski, T. A., et al, "Optimum Solid State Control Parameters for Improved Performance of In-Space Electric Heating Systems," General Electric Publication 671.12.
- Cape, R. C. and Tull, R. H., "Test Room Performance of Line-Voltage Thermostats," IEEE Conference Record of 1967 Industrial and Commercial Power Systems and Electric Space Heating and Air Conditioning Joint Technical Conference, May 22-25, 1967.
- Application Data 3702, General Electric Company, Edmore, Michigan.
- Howell, E. Keith, "Switch From Hot to Cool," Electronic Design, February 15, 1967.

SCR MANUAL

NOTES

tions 12.26 from and cost slower speco comprol, rempensions proulated

temperature. As more couling is required the blower speed will be modulated up to its maximitin. In the event the central water control determines that lessing is required and provides water warmer than confinal room temperature, T_a forces Q_a off and Q_c var. Now C_a charges through R_c R_c and R_c. Consequently when the relative resistance of T_a with respect to R_d is such so as to request room heating, C_a will again charge to the uniquinction firing voltage ahead of C_c, increasing blower speed and from temperature deviation from SP.

M, and C, prevent dvict inggroup and, assured by the lond was amouth the steep vultage wavelrout, reducing RFI to a telerable level.

BINN CARLESTON

Penkalsia, T. A., et al, "Optimum Solid State Control Paramoters for Improved Performance of In-Space Electric Heating Systems," General Electric Publication 671-12.

Cape, R. C. and Tuil, R. H., "Test Room Performance of Line-Codings Thermostats," IEEE Conference Record of 1967 Industrial Commercial Power Systems and Electric Space Heating and Air Conditioning Joint Technical Conference, May 23-25, 1967.

Application Data 3702, Central Electric Company, Educate Michigan.

Michigan.

Michigan.

CHOPPERS, INVERTERS AND **CYCLOCONVERTERS**

This chapter describes choppers, inverters and cycloconverters using SCR's which perform the functions previously performed by electrical machines, mechanical contacts, spark gaps, vacuum tubes, thyratrons and power transistors. These functions include standby power supplies, vibrator power supplies, radio transmitters, sonar transmitters, variable-speed AC motor drives, battery-vehicle drives, ultrasonic generators, ignition systems, pulse-modulator switches, etc.

The advantages of using equipment with solid-state switches to

perform these functions are:

Low maintenance

Reliability

Long life

Small size

Light weight

Silent operation

Insensitivity to atmospheric cleanliness or pressure

Tolerance of freezing temperatures

Operable in any attitude

Instantaneous starting

High efficiency

Low cost

13.1 CLASSIFICATION OF INVERTER CIRCUITS

The following definitions are used in this chapter:

Rectifier:

Equipment for transforming AC to DC Inverter: Equipment for transforming DC to AC

Converter: Equipment for transforming AC to AC

DC Converter: Equipment for transforming DC to DC Cycloconverter: Equipment for transforming a higher

frequency AC to a lower frequency without

a DC link

Cycloinverter: The combination of an inverter and a

cycloconverter

Chopper: A "single ended" inverter for transforming

DC to DC or DC to AC

Note: The term inverter is also used in this chapter as a generic term covering choppers, inverters, and the several forms of converters. Thus "Classification of Inverters" covers classification of Choppers, Inverters, Converters, and DC Converters.

13.1.1 **Classes of Inverter Circuits**

The basic classification of inverter circuits is by methods of turnoff. These have been described in Chapter 5. There are six classes:

Class A Self commutated by resonating the load

Self commutated by an LC circuit

C or LC switched by a load-carrying SCR

Class D C or LC switched by an auxiliary SCR

Class E External pulse source for commutation

Class F AC line commutated




TABLE 13.1

13.1.2 Properties of the Inverter Classes

Class A – Self commutated by resonating the load. These inverters are most suitable for high-frequency operation, i.e., above about 1000 cps, because of the need for an LC resonant circuit which carries the full load current. The current through the SCR is nearly sinusoidal and so the initial di/dt is relatively low. Class A inverters lend themselves to output regulation by varying the frequency of a pulse of fixed width (time ratio control).

Class B - Self commutated by an LC circuit. The great merit of this class is circuit simplicity, the Morgan chopper being an outstanding example. Regulation is by time ratio control. Where saturable reactors are used, some skill is necessary in the design of these components,

and manufacturing repeatability must be checked.

Class C - C or LC switched by a load-carrying SCR. An example of this class of inverter is the well known McMurray-Bedford inverter. With the aid of certain accessories this class is very useful at frequencies below about 1000 cps. External means must be used for regulation. Class D - L or LC switched by an auxiliary SCR. This type of inverter is very versatile as both time-ratio and pulse-width regulation is readily incorporated. The commutation energy may readily be transferred to the load and so high efficiencies are possible.

Class E – External pulse source for commutation. This type of commutation has been neglected. It is capable of very high efficiency as only enough energy is supplied from the external source for commutation. Both time-ratio and pulse-width regulation are easily incorporated. Class F – AC line commutated. The use of this type of inversion is limited to those applications where a large amount of alternating power

is already available. Efficiencies are very high.

13.1.3 Inverter Configurations

Rectifier circuits occur in several configurations such as half-wave, full-wave, bridge, etc. Inverter circuits may be grouped in an analogous manner.

Figure 13.1 shows the different types of configurations. Methods of triggering and commutation have been left out for clarity.




FIGURE 13.1 INVERTER CONFIGURATIONS

13.1.4 Properties of the Different Inverter Configurations

CONFIGURATION	1	2	3	4	5	6
	Chopper	CT Load	CT Supply	Bridge	3¢ Half-Wave	3φ Bridge
Blocking Volts(1)	E	2E	E	E	E	E
Peak Load-Volts	E	E(2)	1/2 E	E	E	E(3)
DC in Load	yes	no	no	no	yes	no ⁽⁴⁾
Number of SCR's	1	2	2	4	3	6
Ripple Frequency in Supply	f	2f	f	2f	3f	6f
Ave SCR Current(1)		1.00	1	1/0	1/2	1/3
Supply Current		1/2	1	1/2	1/3	1/3
Transformer-less Operation Possible	yes	no	yes	yes	yes	yes

- (1) Ignoring overshoot due to commutation.
- (2) Using a 1:1:1 transformer. (3) Line-to-line voltage.
- (4) Assuming symmetrical loading.

13.1.5 Discussion of Classification System

This method of classification gives thirty-five (35) different classes and configurations. However there are many circuits which could fall into the same classification and which are yet different. This occurs particularly in Class D where the method of commutating the auxiliary SCR may take many forms. There must therefore be several hundred possible inverter circuits.

In the following pages five examples are given to illustrate the scope of SCR inverters and the design procedure. The examples cover perhaps 1% of the possible circuit variations. It is for the equipment designer to use the classes and configurations together with the accessories to be described as building blocks to form the best combination for this particular application.

13.2 TYPICAL INVERTER CIRCUITS

13.2.1 A Class A Inverter

The design of Class A inverters has been well covered in the literature. The following data, taken from Reference 1.4 of Section 13.6, illustrates the performance of one Class A inverter. Space does not permit the inclusion of the development of design procedures.

13.2.1.1 Circuit Description

The operation of the circuit is as follows. In Figure 13.2 when SCR_1 is triggered, current flows from the supply E_1 charging up capacitor C to a voltage approaching $2E_1$. The current then reverses and flows back to the supply via diode D_1 and C discharges. During the reverse current flow, turn-off time is presented to SCR_1 . SCR_2 is triggered next and a similar cycle occurs in the lower half of the circuit with a negative going pulse of voltage appearing across C. SCR_1 is now triggered again and so the cycles repeat.





FIGURE 13.2 A CLASS A INVERTER CIRCUIT

Figures 13.3(a) and (b) show the circuit waveforms with no load and full load respectively. A comparison reveals some of the features of this new inverter. The output voltage, the peak SCR voltage, and the output voltage waveform remain virtually unchanged.



- (A) SCR and Diode Current
- (B) Output Voltage
- (C) SCR Voltage (Anode to Cathode)

FIGURE 13.3 CLASS A INVERTER WAVEFORMS FOR CIRCUIT OF FIGURE 13.2

Figure 13.3(c) shows the effect of a heavy capacitive load on the circuit waveform. Note the broadening of the current pulses and the increase in output voltage. Figure 13.3(d) shows the effect of a heavy inductive load with an opposite trend. Neither leading nor lagging zero power factor loads have any serious effects on turn-off time or component voltages in tihs inverter circuit.

Figure 13.4 shows the effect of varying the triggering frequency (f_o) on the output voltage waveform while keeping the resonant frequency (f_r) of the LC circuit constant. Lowest distortion is seen to occur at a ratio of $f_r/f_o=1.35$.




FIGURE 13.4 EFFECT OF VARYING RATIO OF RESONANT FREQUENCY OF LC CIRCUIT f. TO TRIGGERING FREQUENCY f. ON OUTPUT WAVEFORM OF CLASS A INVERTER (CIRCUIT OF FIGURE 13.2)

The features of this inverter are:

- 1. Good output waveform.
- 2. Excellent load regulation.
- 3. Ability to operate into an open circuit.
- 4. Ability to work into a wide range of reactive loads.
- 5. Relatively low and constant value of SCR voltage.

Figure 13.5 gives the calculated and measured load regulation curves for reactive and resistive loads of the design described in detail in Reference 1.4 of Section 13.6.




FIGURE 13.5 LOAD REGULATION OF CLASS A INVERTER OF FIGURE 13.2

13.2.1.2 Applications

The following are some of the uses for Class A inverters:

- Ultrasonic cleaning, welding and mixing equipment
- Induction heaters
- Radio transmitters in the VLF band
- Sonar transmitters
- Cycloconverter supplies, the output of the cycloconverter itself being useful for all applications where AC power is used

 DC to DC converters where the advantages of light weight, small size, low cost and fast response time due to the highfrequency link are very apparent

13.2.2 A Class B Inverter

While many examples exist in the literature of Class B choppers, until recently, Class B inverters were not widely discussed. Recent literature has reported on novel developments utilizing the Class B principle in DC to AC conversion. The following data, taken from References 8.12 and 8.22 of Section 13.6 discusses the principle of operation and performance features of one Class B inverter. Space does not permit the inclusion of the development of design procedures. Design equations and notes are included in the cited references.

13.2.2.1 Circuit Description

The Class B regulated sine wave inverter is derived from the basic Class B tuned inverter circuit of Figure 13.6. The basic circuit suffers from three major drawbacks which the circuit of Figure 13.8 overcomes. The circuit performance limitations are: instability and severe transients upon load disruption due to stored reactive power, lack of means for voltage regulation and sensitivity to load power factor. In spite of its sinusoidal output characteristics these disadvantages have severely limited application of the basic circuit.




FIGURE 13.6 BASIC CLASS B TUNED INVERTER

Figure 13.7 shows the first of two major modifications introduced to the basic circuit. The purpose of the additional components, L₂, L₃ and D₁ through D₄, is to provide a path for rapid return of excess reactive current. This passive stabilization network eliminates unwieldy voltage transients and stabilizes the output voltage for large abrupt changes in output loading. Its main feature is its ability to accomplish the above goals without substantial clipping or distortion of the output wave shape. This is accomplished by returning the feedback current through a differential choke L₂ such that equal current is distributed between Points A and B of Figure 13.7. Point B contains a considerable amount of pulsating voltage which would normally severely affect the feedback current and consequently cause output voltage distortion. By use of L₂ both the clipping that would be present using solely Point A for a return path, and the distortion of using Point B is eliminated. Diodes D₁ and D₂ serve to isolate L₁ from L₂. L₃ is used to limit extremes of feedback current while being dimensioned small enough to provide a short time constant for good short time feedback performance under transient conditions. Diodes D₃ and D₄ serve to rectify the feedback current for return to the supply. It has recently shown that it is possible to combine L₁ and L₂ by judicious tapping of L₁. See Reference 8.12 of Section 13.6.




FIGURE 13.7 SINE WAVE INVERTER WITH PASSIVE FEEDBACK STABILIZATION

Figure 13.8 shows the completed circuit with the added second addition of an active feedback system capable of providing voltage regulation for input source and load variations. The active regulating circuit is comprised of C_2 , L_4 , and SCR_3 and SCR_4 . Operation of the active feedback circuit is controlled by SCR's 3 and 4. By varying their phase angle triggering, the voltage on capacitor C_2 can be made to vary, such as to either add or subtract from the source supply voltage.

Since this voltage acts as a bucking or boosting voltage in series with the source, the output voltage can be effectively regulated over a wide range of supply voltage deviation and load conditions. L_4 serves to smooth the active feedback current to limit the pulse current duty required of capacitor C_2 . L_5 is added to provide di/dt limiting for SCR's 1 and 2 and is not part of the active stabilization network.




FIGURE 13.8 COMPLETE CLASS B REGULATED SINE WAVE INVERTER

13.2.2.2 Circuit Performance


Output voltage wave shapes together with main SCR current and

voltage wave shapes are shown in Figure 13.9.


Typical regulation achievable, no load to full load for a $\pm 25\%$ input source variation, is $\pm 2.5\%$ output voltage change. The above is based upon a 50 Hertz, 220 volt output operating from a nominal 28 volt input source. The circuit performance improves with increasing nominal supply voltages. The circuit has been shown to have better than the above performance levels when operated from a 220 volt input source including variations due to a full range of leading and lagging load power factors in addition to the no-load condition.

A final feature worthy of mention is the soft commutating duty imposed upon the main SCR as shown by Figures 13.9(b) and (c). Note the reverse voltage and low reapplied dv/dt during the SCR turn-off


interval.



(a) Output Voltage



(b) Main SCR Current



(c) Main SCR Voltage

FIGURE 13.9 CIRCUIT OPERATING WAVEFORMS

13.2.3 Class C Inverters

Typical of the Class C inverter is the well-known "McMurray-Bedford Inverter." This inverter circuit is shown in Figure 13.10. It operates as follows. Assume SCR_1 conducting and SCR_2 blocking. Current from the DC supply flows through the left side of the transformer primary. Autotransformer action produces a voltage of $2E_b$ at the anode of SCR_2 charging capacitor C to $2E_b$ volts. When SCR_2 is triggered, point (A) rises to approximately $2E_b$ volts, reverse biases SCR_1 , and turns it off. Capacitor C maintains the reverse bias for the required turn-off time. When SCR_1 is again triggered, the inverter returns to the first state. It follows that the DC supply current flows alternately through each side of the transformer primary producing a square-wave AC voltage at the secondary.




FIGURE 13.10 McMURRAY-BEDFORD INVERTER

Rectifiers CR₁ and CR₂ feed back, to the DC supply, reactive power associated with capacitive and inductive loads. With inductive loads, energy stored in the load at the end of a half cycle of AC voltage is returned to the supply at the beginning of the next half cycle. Conversely with capacitive loads, energy stored in the load at the beginning of a half cycle is returned to the supply later in that half cycle.

The feedback rectifiers are connected between the negative supply terminal and taps on the transformer primary. In applications where losses would not be excessive, the diodes may be returned to the SCR anodes through small resistances as indicated by the dashed lines in Figure 13.10. In the tap connection some energy trapped in L is fed to the load. Use of the tap connection results in some variation of output with load power factor, but far less than with no feedback rectifiers.

Optimum values for the commutating elements of a "McMurray-Bedford Circuit" are:

$$\begin{split} C &= \frac{t_{\rm c}\,I_{\rm com}}{1.7\,E_b} \\ L &= \frac{t_{\rm c}\,E_b}{0.425\,I_{\rm com}} \end{split} \label{eq:complex}$$

where $t_{\rm c}=$ minimum turn-off time presented to the SCR $I_{\rm com}=$ maximum value of load current at commutation

Inverter waveshapes for different load power factors are shown in Figure 13.11.

The above relations define C and L such that commutation is insured for maximum lagging load current.




FIGURE 13.11 INVERTER WAVESHAPES FOR VARIOUS LOAD POWER FACTORS

13.2.3.1 Ott Filters For Class C Inverters

The Ott filter shown in Figure 13.12(a) is an extremely useful circuit when used in conjunction with Class C inverters. It performs three important functions. It provides a sine wave output thus essentially eliminating the harmonic content to the load. It provides good load regulation while at the same time maintaining a capacitive load to the inverter over a large load range of load power factor. This capacitive load reflected to the inverter aids SCR commutation as well as inverter output regulation. The Smith chart shown in Figure 13.12(b) provides the designer with a plot of filter input impedance as a function of filter load impedance, normalized to the filter design impedance, $Z_{\rm D}$.




FIGURE 13.12 INPUT IMPEDANCE CHART

While an example filter design is worked out in Section 13.2.3.2 a few examples of the use of the chart are given below to aid in its interpretation. The solid lines shown are those of the normalized filter load impedance. The radial lines being load phase angle and the circles with center at 0, j0 are load impedance magnitude values. The normalized input impedance is read from the dotted lines where now the circles centering on (-, j1) are capacitive phase angles and the dotted divergent radii are normalized input impedance magnitude values. The values of the dotted lines are identified by being enclosed in circles to separate them from the load set of loci.

From the example below the filter design impedance was chosen as 15 ohms.

The following table of impedances obtained using Figure 13.12(b) should allow one to become proficient in its use.

Given		Read From Smith Chart		
Load Z _L /a _L Ohms	Normalized To Z _D	Normalized Input Z _{IN} / a _{IN}	Input Z Ohms	
30 <u>/0°</u>	2 <u>/0°</u>	3.1 <u>/</u> 45°	46.5 <u>/</u> _45°	
20 + j20 = 28.3 <u>L4</u> 5°	1.88 <u>/4</u> 5°	5.5 <u>/</u> 16°	83 <u>/</u> 16°	
22.5 <u>L</u> —45°	1.5 <u>/</u> 45°	2.15 <u>L</u> —65°	32.5 <u>/</u> _65°	
45 <u>/4</u> 5°	3 <u>/4</u> 5°	6.1 <u>/</u> 47°	91.5 <u>/</u> 47°	
34.5 / <u>70</u> °	2.3 <u>/</u> 70°	12 <u>/</u> 30°	180 <u>/</u> 30°	

TABLE 13.2 USE OF SMITH CHART OF FIGURE 13.2(b)

By an examination of the table and the chart several advantages of the Ott filter become apparent. First the input impedance remains capacitive in spite of far-ranging changes in the load power factor and impedance magnitude. Furthermore, one can easily see that as long as the normalized load impedance magnitude exceeds 2 the input impedance is always capacitive. The Ott filter has the further advantage of having a normalized impedance of 4.5 for open, i.e., infinite load impedance, unlike some filters which decrease input impedance with increasing output impedance. Lastly the input impedance of the filter reflects the output impedance when the output becomes short circuited, i.e., the load and the input zeroes are one and the same, thus short circuit input current is theoretically infinite; this being ideal for tripping protective devices under faulted load conditions. The designer should take note that the chart of Figure 13.12(b) is valid for the filter design of the circuit in Figure 13.12(a). Use of other design formula of the same class will result in a different impedance transformation chart. The reader is referred to Reference 3.9 of Section 13.6 for chart construction details.

13.2.3.2 Design Procedure

The following is the design procedure for a Class C square wave inverter used in connection with the Ott filter to produce sinusoidal voltage.

Required specifications

Output voltage (E_o) - Volts (RMS)

Output power (P_o) – watts

Output frequency (f) - Hz

Rated load power factor (pf)

Available DC supply (E_b) - volts

FILTER DESIGN

Load Resistance

$$R_{L} = \frac{E_{o}^{2} \times pf^{2}}{P_{o}} \text{ (ohms)}$$

Load Reactance

$$X_{L} = \frac{R_{L}}{pf} \sqrt{1 - pf^{2} \text{ (ohms)}}$$

Load Impedance

$$\begin{array}{l} |Z_L| = \sqrt{R_L{}^2 + X_L{}^2} \; (ohms) \\ \angle \, Z_L = cos^{-1} \, pf \; (degrees) \end{array}$$

Filter Design Impedance

$$Z_{D} \leqq \frac{-|Z_{L}|}{2} \; (ohms)$$

Design Radian Frequency

$$\omega_D=2~\pi~f~(radians/sec)$$

Filter Element Values

$$C_1 = \frac{1}{6 Z_D \omega_D}$$
 $C_2 = \frac{1}{3 Z_D \omega_D}$ (farads)
 $L_1 = \frac{9 Z_D}{2 \omega_D}$ $L_2 = \frac{Z_D}{\omega_D}$ (henrys)

Filter Input Impedance

 Z_{IN} , R_{IN} and X_{IN} are determined from Figure 13.12(b)

Input Voltage to Filter

$$E_{(SQ)} = \frac{\sqrt{2}}{4} \pi \left| Z_{IN} \right| \quad \left(\frac{P_o}{R_{IN}} \right)^{\frac{1}{4}} \text{(volts)}$$

INVERTER DESIGN

Transformer Turns Ratio

$$n = \frac{E_{(SQ)}}{E_b}$$

Input Power, assuming 85% efficiency

$$P_{\rm I} = P_{\rm o} \times \frac{100}{85}$$
 (watts)

Average Current in SCR

$$I_{AV(SCR)} \cong \frac{\left|P_o \left|Z_{IN}\right|\right|}{2 \: E_b \: R_{IN}}$$

Peak Forward Voltage Across SCR's

$$V_{PK(SCR)} < 2.5 E_b$$

From the expressions for $I_{\rm AV(SCR)}$ and $V_{\rm PK(SCR)}$ a preliminary choice of SCR may be made.

Peak Current in SCR's

$$I_{PK(SCR)} = 4 E_b \sqrt{\frac{C}{L}}$$

Turn-Off Time

$$t_c = \frac{2\pi}{3} \, \sqrt{LC}$$

Rate of Reapplication of Forward Blocking Voltage

$$dv/dt = \frac{0.85 \, E_b}{\sqrt{LC}}$$

Turn-on di/dt

$$\begin{vmatrix} di/dt \\ t = 0 \end{vmatrix} = \frac{2 E_b}{L}$$

From the preceding four relationships, L and C may be determined as follows

$$L = \frac{6 \, E_b \, t_e}{\pi \, I_{PK(SCR)}}$$

Choose the desired t_c and $I_{\rm PK\,(SCR)}$ and determine L. Check dv/dt with the following

$$dv/dt = \frac{3.44 \; E_b{}^2}{L \; I_{PK(SCR)}}$$

If dv/dt is too high, increase L accordingly and recalculate $I_{\mathrm{PK}(\mathrm{SCR})}.$ Now:

$$C = \frac{3\,t_{\rm c}\,I_{\rm PK\,(SCR)}}{8\pi\,E_{\rm b}}$$

The minimum value of L should be such as to keep the turn-on di/dt well below specification.

13.2.3.3 A 400 Hz Inverter With Sine Wave Output

The design procedure for a 400 Hz inverter with sine wave output is given to illustrate the application of a Class C inverter used in conjunction with the Ott filter.

Required Specifications

Output power = 360 watts

Output voltage = 120 volts (RMS)

Output frequency = 400 Hz

Rated load power factor = 0.7 lagging

Available DC supply = 28 VDC

FILTER DESIGN

Load Resistance

$$R_{L} = \frac{(120)^2 \times (.7)^2}{360} = 20 \; ohms$$

Load Reactance

$$X_{L} = \frac{20}{.7} \sqrt{1 - (.7)^2} = 20 \text{ ohms}$$

Load Impedance

$$|Z_L| = \sqrt{(20)^2 + (20)^2} = 28.3 \text{ ohms}$$

$$\angle Z_{L} = \cos^{-1}(.7) = \frac{\pi}{4} = 45^{\circ}$$

Filter Design Impedance

$$Z_{D} \leqq \frac{28.3}{2}$$

Choose $Z_D = 15$ ohms

Design Radian Frequency

$$\omega_D = (2) (3.14) (400) = 2500 \text{ radians/sec}$$

Filter Element Values

$$C_1 = \frac{1}{(6)(15)(2500)} = 4.5 \times 10^{-6} \text{ farads}$$

$$C_2 = \frac{1}{-(3)\;(15)\;(2500)} = 9 \times 10^{-6}\; farads$$

$$L_1 = \frac{(9)(15)}{2(2500)} = 27 \times 10^{-3} \text{ henrys}$$

$$L_2 = \, \frac{15}{2500} = 6 \times 10^{-3} \, henrys$$

Filter Input Impedance

From Figure 13.12(b) (point marked X)

$$Z_{IN} = (15) 5.5 \angle - 16^{\circ}$$

= 80—i 23

$$R_{IN} = 80 \text{ ohms}$$

$$X_{IN} = 23 \text{ ohm}$$

$$X_{IN} = 23 \text{ ohms}$$

 $|Z_{IN}| = 83 \text{ ohms}$

Input Voltage to Filter

$$E_{sq} = \frac{\sqrt{2}}{4} (3.14) (83) \left(\frac{360}{80}\right)^{\frac{1}{2}} = 195 \text{ volts}$$

INVERTER DESIGN

Transformer turns ratio

$$n = \frac{195}{28} = 7$$

Input Power (assuming 85% efficiency)

$$P_{\rm I} = 360 \times \frac{100}{85} = 424 \text{ watts}$$

Average Current in SCR's

$$I_{AV(SCR)} \simeq \frac{(360)(83)}{(2)(28)(80)} = 6.8 \text{ amps}$$

Peak Forward Voltage Across SCR's

$$V_{PK(SCR)} = (2.5)(28) = 70 \text{ volts}$$

From the above a G-E type C141A is chosen.

Commutating Elements

The C141A has a maximum turn-off time of 10μ sec and maximum dv/dt of 200 volts/ μ sec. Choose $t_c=12~\mu$ sec and $I_{PK(SCR)}=14$ amps.

$$L = \frac{6 (28) (12)}{(14) (3.14)} = 45 \times 10^{-6} \text{ henrys}$$

Checking dv/dt,

$$\begin{split} \mathrm{d} v/\mathrm{d} t &= \frac{(3.44)\,(790)}{(45\times 10^{-6})\,(14)} = 4.3\;\mathrm{volts/\mu sec} \\ \mathrm{C} &= \frac{(3)\,(12\times 10^{-6})\,(14)}{(8)\,(3.14)\,(28)} = .75\times 10^{-6}\;\mathrm{farads} \end{split}$$

 $Turn ext{-}On\ di/dt$

$$di/dt$$
 $t = 0$ $t = \frac{2 \times 28}{45} = 1.25 \text{ A/}\mu\text{sec}$




FIGURE 13.13 A 400 Hz INVERTER WITH THE OTT FILTER

NOTES:

- Feedback rectifiers are chosen to have current and voltage capability similar to the SCR's.
- One ohm series resistors are used to limit power dissipation in the feedback rectifiers.
- 3. The composite inverter-filter circuit for the 400 Hz inverter is shown in Figure 13.13.
- A suitable trigger circuit for the Class C inverter is shown in Figure 4.50.

13.2.4 Designing a Battery Vehicle Motor-Controller Using The Jones SCR Chopper (Class D)

13.2.4.1 Introduction

Three methods are available for controlling the voltage to, and hence the speed of, a battery-driven DC series motor of any appreciable power:

- 1. A rheostat may be inserted in series with the motor. This method has a smooth action but power is wasted in the rheostat.
- The battery or the field winding may be switched in series or parallel. This method is virtually lossless but the action is jerky.
- 3. The third method involves the use of a rapid-acting switch, called a chopper, in series with the motor.

Choppers have several modes of possible control. Figure 13.14 shows the action of the chopper for the pulse width modulation and a combination of pulse width and frequency modulation.




FIGURE 13.14 CHOPPER WAVEFORMS

All three techniques control motor speed by varying the ratio of switch "on" time to "off" time. At low speeds the "on" time is much less than the "off" time. The result is that the average voltage across the motor is low. As the "off" time is decreased so the average voltage increases. The change in the average voltage is as smooth as the "off" time may be readily adjusted by a potentiometer controlled timer. This method combines the advantages of the two previous methods in that both smooth control and high efficiency are achieved simultaneously. The SCR makes an ideal switch for this chopper application.

Figure 13.15 shows a diagram complete except for the method of

turning the SCR on and off. This will be discussed later.

 S_2 , S_3 , S_4 and S_5 are field-reversing relays. With S_2 and S_5 closed the direction is forward, whereas with S_3 and S_4 closed the direction is reverse.

This SCR chopper has a practical duty cycle ranging from about 20% to about 80%.

For the standstill state all four switches, S_2 , S_3 , S_4 and S_5 , are open. When S_2 and S_5 are closed, and with the chopper operating at low speed, about 20% of the supply voltage is applied to the motor. This voltage may be increased to 80% of the battery voltage as more torque is required. When 80% is reached relay S_1 is closed applying full voltage to the motor and maximum torque is obtained.




FIGURE 13.15 BASIC VEHICLE CONNECTIONS

The diode D_1 is the well known free-wheeling diode. Its purpose is to carry the inductive current when the SCR is turned off, thus preventing high voltages appearing across the motor.

The controller to be described uses a variable-frequency constant-

pulse-width system.

It is capable of pulse width modulation control by changing the trigger circuitry.

13.2.4.2 Operation of the Jones Commutation Circuit

Figure 13.16 shows the basic circuit.




Figure 13.16 is redrawn in Figure 13.17 to show six working circuits representative of the basic phases of operations of the Jones Chopper.




FIGURE 13.17 JONES CHOPPER WORKING CIRCUITS

Switches are shown instead of SCR's to indicate the conducting state. As the switches operate during the cycle, the chopper changes from one working circuit to another. These phases of operation represent consecutive time intervals totaling one full cycle of operation. In the circuit waveforms of Figure 13.18 the times $t_{\rm o}$, $t_{\rm 1}$, $t_{\rm 2}$... correspond with the working circuits of Figure 13.17.


The operating cycle is initiated by triggering SCR_1 at time t_o . The bottom plate of capacitor C then starts to charge positively. Note that in Figure 13.17(a) the amount of initial voltage $(V_{c(t_o)})$ on C is not shown in general it will be a different value for starting than it will be for running. The peak voltage to which C charges at t_1 , $(V_{c(t_1)})$, depends

on $(V_{c(t_0)})$.

At time t_1 , the bottom plate of C has resonantly charged, or "rung" via L_2 , to its peak positive voltage. Note that the peak positive voltage is always less than, but approximately equal to, the peak negative voltage at t_0 . In effect turning on SCR_1 serves to reverse the voltage on the commutating capacitor. The peak positive voltage on C is held by the charging diode D_2 . Energy is now available to commutate SCR_1 . Meanwhile SCR_1 is delivering power to the load through L_1 as shown in Figure 13.17(b). Note that the use of the autotransformer insures that whenever current is delivered from the DC source to the load, a voltage is induced in L_2 in the correct polarity for charging the commutating capacitor. Thus the autotransformer measurably enhances the reliability of the circuit.

At time t_2 , SCR_2 is triggered and the capacitor voltage is placed directly across SCR_1 . After cessation of its reverse recovery current, SCR_1 reverts to the blocking state and behaves as an open circuit. The load current transfers to SCR_2 , L_1 and the load. This discharge current increases until, at t_3 , the voltage across the capacitor is zero and the bottom plate of the capacitor begins to swing negative (Figure 13.17(d)); forward blocking voltage is applied to SCR_1 , and the current in SCR_2 begins to decrease. To insure continuity of inductive load current, D_1 begins to conduct at t_3 . The time duration t_2 to t_3 is the circuit

turn-off time presented to SCR₁.



Notes:

SOLID LINES DEPICT OPERATION WITH DIODE $\rm D_2$ AS SHOWN IN FIGURE 13.17. DOTTED LINES DEPICT OPERATION OF CIRCUIT SHOWN IN FIGURE 13.17 WITH DIODE $\rm D_2$ REPLACED BY SCR3.

FIGURE 13.18 CURRENT AND VOLTAGE WAVEFORMS FOR THE JONES CHOPPER

The bottom plate of C continues to swing negative until it reaches a peak value at time t_4 when the current in SCR_2 attempts to reverse thus commutating SCR_2 .

The peak negative voltage reached by C is a function of load current and inductance L_1 . It is independent of turns ratio n. The operation taking place during the period t_3 - t_4 can be best visualized by examining the elementary circuit of Figure 13.19.




FIGURE 13.19 CAPACITOR VOLTAGE BOOSTING

Prior to throwing switch S_1 , I_L current is flowing in the inductor L. The energy stored in L is $\frac{1}{2}$ LI_L^2 . After the switch is changed from position 1 to 2 the energy which was in L must be transferred to the capacitor, C. Thus:

$$^{1/2}$$
 LI_L² = $^{1/2}$ C V_C²
L/C = V_C²/I_L²
 $V_C = I_L \sqrt{L/C}$ (13.1)

The current I_L represents the load current flowing in L_1 shown in Figure 13.17(c) prior to t_3 .

Since $V_{C(t_4)}$, in general, is greater than E_b , D_2 is again forward biased and current now flows as shown in Figure 13.17(e). The capacitor voltage is now resonantly discharging down to a value less than E_b and the blocking voltages on SCR_1 and SCR_2 change accordingly. Zero voltage across L_2 and SCR_2 occurs when the resonating current reaches a peak at t_5 . It can be seen that circuit turn-off time for SCR_2 is the time interval t_4 to t_5 . The resonant discharging of C continues and only ceases at time t_6 when current ceases to flow in L_2 .

Improved operation can be obtained by replacing D_2 by an SCR. The operation with SCR₃ added is shown by the dotted lines in Figure 13.18. It accomplishes two important functions; namely, it maintains the voltage on C to the $V_{C(t_4)}$ value, thus providing far greater stored energy for turn-off time purposes. Secondly it allows start-up with $V_{C(t_0)}$ charged to t-E_b. This is accomplished by switching on SCR₂ prior to SCR₁ to "cock" the commutating circuit. This does away with the need for depending solely on autotransformer action to charge up C during the first pulse.

13.2.4.3 Design Trade-Offs

The following information is required:

The battery voltage E_b;

The rotor current required to provide load breakaway torque, $I_{\rm CL}$, if current limiting is used, otherwise the locked rotor current of the motor, $I_{\rm m}$;

Motor time constant, t_m.

Both maximum motor current and battery voltage are key variables facing the designer who has full control of all design variables, assum-

ing a fixed motor HP requirement. Other important and interrelated variables are commutating capacitor size and SCR current and voltage requirements plus autotransformer specifications. All of the above mentioned parameters and circuit component requirements are interrelated.

The rule of thumb equation generally used for circuit turn-off time

in a chopper is:

$$t_c \approx \frac{C E_b}{I_{CL}}$$
 (13.2a)

However this does not take into account the circuit action of the Jones Chopper which has a boost circuit which charges the commutating capacitor voltage, $V_{\rm C}$, to values greater than $E_{\rm b}$. Thus Equation 13.2a becomes:

$$t_{\rm e} \approx \frac{\rm C \, V_{\rm C}}{\rm I_{\rm CL}} \tag{13.2b}$$

where $V_C > E_b$

At current limit the boost voltage is given by Equation 13.1. Substitution of Equation 13.1 in Equation 13.2b yields:

$$t_c \approx \sqrt{L_1 C}$$
 (13.3)

This is valid for steady state operating conditions but not during initial start-up. Dividing Equation 13.1 by E_b yields:

$$\frac{V_{C}}{E_{b}} = \frac{I_{CL}}{E_{b}} \sqrt{L_{1}/C}$$

Defining
$$R_{CL} = E_b/I_{CL}$$
 (13.4)

and
$$Q = V_C/E_b \tag{13.5}$$

then
$$Q = \frac{1}{R_{CL}} \sqrt{L_1/C}$$
 (13.6)

For Q>>1 peak voltages seen by SCR's 1, 2 and 3 are approximately given by Q E_b . This relationship is given in Figure 13.20. Thus we see that the major design trade-offs revolve around selection of R_{CL} , Q, L_1 and C. Where the L_1 and C determine both circuit turn-off time for SCR₁ and circuit voltages.

Figure 13.21 gives a graphical representation of the major tradeoffs. From Figures 13.20 and 13.21 the major parameters for steady state operation can be chosen. The Equations plotted in Figure 13.21




FIGURE 13.20 CIRCUIT DESIGN TRADE-OFFS




FIGURE 13.21 CIRCUIT PARAMETER RELATIONSHIPS

13.2.4.4 Design Notes

Assuming $L_1 = L_2$. Selection of SCR₁

The current rating of the main SCR is determined by the motor locked rotor current or the current limiting value, $I_{\rm CL}$. This rule of thumb holds in practice with an adequate heat exchanger for SCR₁. Capacitor C and L_1 , L_2

From Figure 13.20 select a Q value based upon desired maximum SCR and capacitor voltage ratings as well as supply voltage, $E_{\rm b}$. Determine $R_{\rm CL}$ from the relationship in Equation 13.4.

From Figure 13.21 select L and C values for a t_c equal to twice the t_q of the main SCR, from the intersection of t_c and Q $R_{\rm CL}$ product. These values guarantee turn-off of the main SCR under steady state conditions with a one hundred per cent safety factor. To check start-up conditions refer to Figure 13.22.




FIGURE 13.22 CHOPPER START-UP

The current I_A, at time T_A, is given by the locked rotor conditions.

$$I_{A} = \left(\frac{T_{A}}{T_{LR}}\right)(I_{LR}) \tag{13.7}$$

For 80% voltage control $T_{\mathtt{A}}$ must be 80% of the total minimum cycle time.

$$T_{A} \approx 4\pi \sqrt{L_{1} C} \tag{13.8}$$

Commutation at I_A can be checked from Equation 13.2a.

$$t_c = \frac{C E_b}{I_A}$$

By substituting Equations 13.7 and 13.8 in Equations 13.2a

$$t_{c} = rac{L_{LR}}{4\pi} \, \sqrt{C/L_{1}}$$
 | 1st Commutation

01

$$t_{c} = \frac{L_{LR}}{4\pi \ Q \ R_{CL}} \bigg| \ \label{eq:tc}$$
 1st Commutation (13.9)

This equation must be satisfied for $t_c \ge t_a$ main SCR.

During the second and subsequent commutations the current I_b is always less than twice the magnitude of the previous commutated current level. Since L_1 and C were chosen for twice the main SCR required turn-off time, the boosted voltage due to the previous current peak I_A will guarantee commutation at T_B .

 $Transformer T_1$

Choose a 1:1 turns ratio.

If the transformer core has an air gap made up of the ends of the laminations butting together with no spacer, the number of turns may be found from the following approximate relation.

$$N_1 = N_2 = \sqrt{\frac{L_1}{6A}}$$

The core is assumed to be of the stacked type where A is the core cross sectional area in square inches and L_1 is in μH .

The choice of number of turns and core size must be checked regarding the maximum flux density in the core.

Flux density =
$$\frac{15 E_b \sqrt{L_1 C}}{N_1 A}$$

It is permissible to use a core which saturates provided the volt-second capability is chosen such that saturation does not occur before time \mathbf{t}_1 . The core is reset when reverse voltage is applied at time \mathbf{t}_2 . Free-Wheeling Diode D_1

A rule-of-thumb for the maximum average current in D_1 is a quarter of the maximum motor current, $I_{\rm CL}$ or $I_{\rm LR}$. (Assume 180° conduction angle.)

A fast recovery diode will reduce di/dt stress on SCR_1 as well as greatly reduce voltage transients that are generated by diode recovery. Average Current in SCR_2 , SCR_3 , C and L_2

The same average current flows in all four components.

$$I_{avg}=f$$
 (C $E_b+2~I_{max}~\sqrt{L_1~C)}\times 10^{-6}$ amps average $I_{max}=I_{LR}$ or I_{CL}

where I_{max} RMS Current in L_1

A rule-of-thumb for the RMS current in winding L_1 : half the motor current I_{max} .

Voltage Rating of SCR1, SCR2, D1, and C

The peak forward and reverse blocking voltage across SCR_1 and SCR_2 , the peak reverse voltage across D_1 , and the peak voltage across C are found from Figure 13.20. Voltage Rating of SCR_2

$$C_{PK(SCR_3)} = \frac{N_2}{N_1} V_{PK(SCR_1)}$$

SCR Dynamic Characteristics

SCR₁:

$$dv/dt = \frac{I_{max}}{C}$$
 volts per μs

Initial di/dt
$$= \frac{E_b}{L_1}$$
 amps per μs

Circuit Turn-off time $t_{\rm c}$ obtained from Figure 13.21.

SCR₂:

$$dv/dt = \frac{V_{PK(SCR)_1}}{\sqrt{L_2 C}}$$
 volts per μs

V_{PK(SCR)1}

$$\label{eq:scratter} \begin{split} &\operatorname{Initial\ di/dt} = \frac{}{\operatorname{Stray\ Inductance\ in\ Loop\ Formed\ by\ SCR_1,\ SCR_2\ and\ C} \\ &\operatorname{Circuit\ turn-off\ time\ for\ SCR_2\ depends\ on\ trigger\ circuit\ timing.\ It\ may\ be\ made\ several\ times\ SCR_1\ available\ circuit\ turn-off\ time.} \end{split}$$

$$dv/dt = \frac{V_{PK} (SCR_1)}{L_1} R_{snubber}$$

$$di/dt = di/dt$$
 of SCR_1

Circuit turn-off time for $SCR_3 \ge 4 \times t_{c(SCR_1)}$

13.2.4.5 Worked Example

Given: $E_b = 24$ volts

 $I_{LR} = 160 \text{ amps}$ $L_m = 80 \mu \text{henrys}$

Selection of SCR₁

The GE C364 has an RMS rating of 180 amps. The SCR turn-off time t_0 , is 10 μ s.

Capacitor C and L₁

Assume a Q of 5. Then maximum SCR voltage ratings equal 6.3×24 volts or 152 volts, use 200 volt devices.

$$R_{LR} = \frac{24 \text{ V}}{160 \text{ A}} = 0.15 \text{ ohms and Q } R_{LR} = 0.75$$

From Figure 13.21 C and L_1 are respectively 40 μ fd and 20 μ h, allowing for a two to one turn-off time margin to enable commutation of maximum motor current changes between subsequent cycles.

Checking commutation at first pulse, from Equation 13.9

$$t_{c} = \frac{80 + 20}{4\pi (.75)} \ge 10.6 \ \mu s$$

$$> t_{q}$$

Had the basic circuit been used with a diode in place of SCR₃, the value of C would be:

$$\begin{split} C &= 1.2 \, \left(\frac{t_{off} \, I_m}{E_b} \right) \\ C &= 1.2 \, \left(\frac{10 \, (160)}{24} \right) = 80 \, \mu fd \end{split}$$

It is seen that capacitor requirements are greatly reduced by the addition of one SCR and operation at high operating voltages.

Transformer T₁:

$$L_1=L_2=20~\mu h$$

$$N_1^2 A = \frac{20}{6} = 3.2$$

If a core of 0.50 square inch cross sectional area is used, then:

$$\begin{aligned} \mathrm{N_1} &= \mathrm{N_2} = \sqrt{\frac{3.2}{.50}} = 3 \text{ turns} \\ \mathrm{Flux \ Density} &= \frac{15 \times 24 \sqrt{40 \times 20}}{3 \times .50} \\ &= \frac{15 \times 24 \times 89}{1.5} = 21,400 \text{ lines per square inch} \end{aligned}$$

With this flux density any of the silicon steel materials will do for the core.

Free-Wheeling Diode D₁

$$\frac{I_{CL}}{4} = \frac{160}{4} = 40$$
 average amperes

Average Current in SCR2, SCR3, C and L2

$$I_{avg} = 2800 \ [40 \times 24 + 160 \times 2 \ \sqrt{40 \times 40}] \times 10^{-6}$$
 where f = 1/T_A = 28.2 amperes average

RMS Current in L₁

$$\frac{I_{LR}}{2} = 80 \text{ amps RMS}$$

Voltage Rating of SCR₁, D₁, and C

From Figure 13.20, for
$$Q = 5$$

$$V_{RRM}/E_B = 6.5$$

$$\therefore$$
 V_{RRM} = 156 volts

Voltage Rating of SCR3

$$V_{pk(SCR_3)} = (1) (156 \text{ volts})$$

= 156 volts

SCR Dynamic Characteristics

SCR₁:

$$dv/dt = \frac{160}{40} = 4 \text{ volts/}\mu\text{second}$$

Initial di/dt = 156/20 = 7.8 amperes/ μ second

Circuit turn-off time, $t_{\rm e}$, from Figure 13.

$$t_c \approx 20 \; \mu seconds$$

SCR₂:

$$dv/dt = \frac{156}{\sqrt{40 \times 20}} \text{ volts/} \mu \text{second}$$
$$= 5.5 \text{ volts/} \mu \text{second}$$

Initial di/dt =
$$\frac{156}{\text{Estimated at 2 }\mu\text{henry}}$$

= 78 amperes/ μ second

$$\begin{array}{l} \mbox{Minimum } t_c = \pi/2 \; \sqrt{L_2 \; C} \; \; \mbox{μsecond} \\ = 45 \; \mbox{μseconds} \end{array}$$

SCR₃:

$$dv/dt = (156/20) \cdot 20$$

= 156 volts/µsecond

$$di/dt = di/dt SCR_1$$

= 7.8 amperes/µsecond

Circuit turn-off time $t_e = minimum \ of \ 4 \times t_{e (SCR_1)}$

= 80 µseconds




FIGURE 13.23 COMPLETE CHOPPER CIRCUIT

13.2.5 Pulse Width Modulated (PWM) Inverter

Pulse width modulation is a technique used to eliminate or reduce unwanted harmonic frequencies when inverting DC voltage to sinewave AC. One version of the PWM technique is illustrated in Figure 13.24 where the dashed wave represents the fundamental component which is obtained by inverting the DC supply voltage at a high frequency while modulating the width of each pulse. The result is an output voltage that is easily filtered to produce a sinewave. The high chopping frequency results in small lightweight magnetic components since iron size is inversely proportional to frequency.




FIGURE 13.24 PWM VOLTAGE

The PWM inverter finds use in the following applications:

• UPS, uninterruptible power supplies for stand-by power source for computers, medical equipment, etc.

 AC motor speed control where the variable voltage/variable frequency capability is utilized.

 Lightweight sinewave inverter such that the high chopping frequency results in small lightweight magnetic components.

The SCR must conduct a current waveshape comprised of pulses which are modulating in both height and width. A computer program is used to determine SCR current capability for any PWM waveshape and circuit operating conditions.

13.2.5.1 The Auxiliary Commutated Inverter (Class D)

The auxiliary commutated inverter, discussed by McMurray^{1.1} is one of the circuit techniques used to generate a PWM voltage. A discussion of the advantages of the auxiliary commutated PWM inverter can be found in Reference 1.2 of Section 13.6. These include:

 High operating frequency capability resulting in small, lightweight filter components.

Variable frequency capability.

Excellent voltage regulation capability.

Low no-load losses.

Low commutation energy loss.

The basic inverter circuit of Figure 13.25 can be used in either the half bridge or full bridge configurations of Figure 13.1. The half bridge single phase configuration requires a center-tapped DC supply as traded-off against the full bridge with twice as many power semi-conductors. Peak to peak output voltage of the full bridge configuration is twice that of the half bridge, eliminating the need for voltage trans-

formation in some applications. The basic inverter circuit can be used as a building block for the three-phase circuit of Figure 13.1.




FIGURE 13.25 BASIC CIRCUIT AUXILIARY COMMUTATED INVERTER

A detailed discussion of the theory of operation is contained in Reference 1.1 of Section 13.6. Briefly, SCR_1 is the main SCR whose task it is to deliver current from the DC supply to the load. SCR_{1A} is the commutation SCR which forces the current in the main SCR to zero by an impulse current discharge of the L-C components. By controlling the ratio of ON to OFF time of the main SCR, SCR_1 , the desired PWM voltage will appear at the output.

Waveshapes of current and voltage for the main and auxiliary SCR's are shown in Figure 13.26.




FIGURE 13.26 WAVESHAPES FOR FULL BRIDGE CIRCUIT

13.2.5.2 Design Notes

The auxiliary SCR, SCR_{1A} , must be capable of conducting a high peak, narrow pulse current wave. This indicates the need for a field-initiated gate structure. The reader is referred to Chapter 1 for a discussion of the FI gate and its derivatives.

To achieve adequate commutation of the main SCR, the L-C discharge current must exceed the load current, $I_{\rm L}$, for an interval $t_{\rm c}$ which is longer than the turn-off time of the main SCR, $t_{\rm q}$. The optimum impulse current waveshape, that requiring the least amount of energy, occurs for $I_{\rm p}=1.5~I_{\rm L}$, as in Figure 13.27. The width of the commutating current pulse, $t_{\rm pw}$, is determined by the resonant components.

$$\omega = 2\pi f = \frac{2\pi}{2 t_{pw}} = \frac{\pi}{t_{pw}}$$

$$t_{nw} = \pi \sqrt{LC}$$

The commutation components can then be expressed in terms of turn-off time of the main SCR.

$$\sqrt{LC} = .6 t_q$$

Therefore an SCR with low $t_{\rm q}$ will be chosen in order to minimize the commutation components, L and C.

The ratio of peak commutation capacitor voltage, $E_{\text{C}},$ and I_{p} can be approximated as

$$\sqrt{\frac{L}{C}} = \frac{E_C}{I_p}$$

The commutation capacitor and inductor are then determined as

$$\begin{split} C &= \frac{.6 \ t_q \ I_p}{E_C} \\ L &= \left(\frac{E_C}{I_p}\right)^2 \ C = \frac{.6 \ t_q \ E_C}{I_p} \end{split}$$




FIGURE 13.27 COMMUTATION CURRENT PULSE

The blocking voltage requirement of the commutation thyristor, SCR_{1A} , is dependent on the capacitor voltage, E_{C} .

$$E_{C} = E_{d} + \left[X \; I_{L} \sin \omega t_{2} - (Ed - E_{1}) \cos \omega t_{2}\right] \exp \left[-\frac{\omega t_{2}}{2Q}\right]$$

where

 $E_d = DC$ supply voltage

$$X = \sqrt{L} / \sqrt{C}$$

 $I_L = Load current$

 ω = Approximately (LC)^{-1/2}

t₂ = Portion of commutation interval

 E_1 = Initial capacitor voltage at start of time t_2

Q = X/R

The above equation for $E_{\rm C}$ is derived and plotted in Reference 1.1 of Section 13.6. As an approximation the peak capacitor voltage can be expressed as

$$E_C = 2.5 E_d$$

Actual performance can then be experimentally determined.

13.2.5.3 Design Example

Required output: 110 volts RMS

400 Hertz sinewave

400 A peak load current

The main SCR is chosen for fast turn-off time in order to minimize commutation component size. The C395 is capable of conducting the load current with a maximum turn-off time of 20 microseconds, under severe test conditions.

Choose chopping frequency of 2 kHertz

$$\frac{2000 \text{ Hz}}{400 \text{ Hz}} = 5:1$$

Commutation components are determined by the impulse current required.

$$I_p = 1.5 I_L$$

= 600 amperes peak

For turn-off-time of the main SCR of 20 microseconds

$$t_{pw} = 2 (20 \mu seconds)$$

= 40 $\mu seconds$

The C358 SCR is chosen to meet the current requirements of a 600 amp peak half sinewave of 40 microsecond pulse width operating at 2 kiloHertz.

initial di/dt =
$$\frac{\pi I_p}{t_{pw}}$$
 = 50 amperes per microsecond, repetitive

The DC supply voltage is estimated to be

$$E_{d} = \frac{110 \pi}{2 \sqrt{2}}$$
$$= 125 \text{ volts DC}$$

The commutation SCR blocking voltage is chosen to be three times the supply voltage. Peak capacitor voltage, $E_{\rm C}$

$$E_C = 2.5 E_d$$

= 300 volts

The commutation capacitor can then be determined.

$$C = \frac{.6 t_o I_p}{E_C}$$

$$= \frac{.6 (20 \mu s) (600 A)}{300 V}$$

$$= 24 \mu Farad$$

From the capacitor selection chart in Chapter 5 select 28F5116, a 30 μ Farad capacitor. The commutation inductance size is calculated

$$\begin{split} L &= \frac{E_{C}^{2}}{I_{p}} (C) \\ &= \frac{(300 \text{ V})^{2}}{(600 \text{ A})^{2}} (30 \text{ } \mu\text{F}) \\ L &= 7.5 \text{ } \mu\text{H} \end{split}$$

RC snubber network values depend on stray inductance and source impedance, thus may be determined experimentally.

Fast recovery A396 diodes are used in order to minimize reverse recovery currents, power dissipation, and voltage transients.




FIGURE 13.28 SINGLE PHASE CIRCUIT

13.3 INVERTER ACCESSORIES

In practical applications of inverters it is often necessary to modify the design to accommodate one or more of the following requirements:

- 1. The ability to operate into inductive loads
- 2. Over-current protection
- 3. Open-circuit operation
- 4. Sine wave output
- 5. Regulated output

13.3.1 The Ability to Operate Into Inductive Loads

When an inverter sees a reactive load as opposed to a purely resistive load several changes occur in the operation of the inverter. Without attention, a reactive load can cause high voltage transients to exist in the inverter resulting in loss of efficiency and power and jeopardizing the components.

Consider Figure 13.29. Assume that SCR₁ is conducting. Current is flowing in the primary of the transformer as shown by arrow "a" and in the load by "b". When SCR₁ is turned off, current "b" still needs to flow. If no path were provided in the primary, the voltage would rise excessively.




FIGURE 13.29 FLOW OF REACTIVE CURRENT

A convenient means of providing a current path is to place a diode across SCR₂. Now current "c" can flow and this is magnetically the same path as current "a". The dv/dt that the circuit applies to the SCR is greatly increased. Figure 13.30 shows the effect of a diode across the SCR on the voltage waveform. In Figure 13.30(b) it is seen that the voltage across the SCR is held at a low negative value while current is flowing through the diode. When the diode ceases to carry current, the voltage across the SCR suddenly snaps up to a high value. As the rise time is commonly less than 1 μ s, the value of dv/dt can be very high. Where possible, it is preferable to avoid placing the diode directly across the SCR. The circuit of Figure 13.10 for example shows how an inductor can be used between the SCR and the diode. By this means both the high values of dv/dt and the low amount of reverse voltage can be avoided.




FIGURE 13.30 VOLTAGE WAVEFORM ACROSS THE SCR

13.3.2 Overcurrent Protection

If the load current in an inverter is increased beyond the rated output, some means must be provided for the protection of the components. The following methods may be considered.

13.3.2.1 Fuses and Circuit Breakers in the DC Supply

This, the most obvious of steps, has the advantage of simplicity. It is however necessary to match the overload capabilities of the SCR with the current-time rating of the fuses or circuit breakers. Thus the I²t rating of the SCR must be greater than that of the fuse. This is complicated by the fact that the I²t rating of the SCR drops substantially during the SCR turn-on time, and fuses or circuit breakers do not afford very good protection in this short time.

Another snag is the location of the fuse in the DC supply. Invariably a ripple current due to the load current flows in the DC supply. Thus the fuse will see a relatively high RMS current and may, in the case of high frequency inverters, have to be derated because of skin effect. If on the other hand a large filter capacitor is placed between the fuse and the inverter to carry the ripple current then the fuse does not isolate the SCR from the energy in the capacitor.

13.3.2.2 Current Limiting by Pulse-Width Control

The inverter components may be protected by sensing the output current and using this information to narrow down the pulse width when the output current exceeds the rated value. With a very heavy load the current pulses then become narrow and have a high amplitude. The circuit is then liable to present short values of turn-off time and high values of di/dt to the SCR. If the load is distributed to more than one piece of apparatus, there may not be enough current in the case of a current limited supply to blow the local fuse where a short circuit occurs.

13.3.2.3 Current Limiting by LC Resonance

The bridge circuit in the output lead of the inverter in Figure 13.31 is in series resonance at the output frequency. If the Q of the capacitors and inductors is high, the overall efficiency of the inverter will not be appreciably changed.

In the event of a current overload a fast acting switch is connected between points A and B. The bridge circuit then becomes a parallel resonant circuit at the operating frequency and the impedance to the load current becomes very high.

The fast-acting switch may be either a saturating reactor or one of the forms of SCR AC switches described in Chapter 8.




FIGURE 13.31 CURRENT LIMITING BY RESONANCE

13.3.2.4 Current Limiting in Class A Circuits by Means of Series Capacitors

Class A circuits such as Figure 13.32 can be made current limiting by connecting a capacitor C_1 in series with the load R. See Figure 13.32. The value of capacitor is chosen so that, when the load is shorted, the resonant frequency of the LC circuit is still appreciably greater than the triggering frequency. Figure 13.33 shows a typical curve of load current versus load voltage.




FIGURE 13.32 CURRENT LIMITING IN A CLASS A INVERTER CIRCUIT




FIGURE 13.33 LOAD REGULATION CURVE OF A CURRENT LIMITING CLASS A INVERTER

13.3.3 Sine-Wave Output

Most applications of DC to AC inverters prefer a sine-wave rather than a square wave output. In conflict with this we are faced with the fact that the SCR is essentially a switch and switching a battery gives square waves. In fact the great efficiency with which SCR inverters

operate is mainly due to the fact that the SCR switches at high speed from the fully-off to the fully-on mode.

Sine-wave output-waveforms may be obtained from SCR inverters by the following approaches:

1. Resonating the load

- 2. Harmonic attenuation by means of an LC filter
- 3. An LC filter plus optimum pulse-width selection
- 4. Synthesis by means of output voltage switching
- 5. Synthesis by control of the relative phase of multiple inverters
- 6. Multiple pulse width control
- 7. Selected harmonic reduction
- 8. Cycloinversion

13.3.3.1 Resonating the Load

The waveform in the load may be made sinusoidal by inserting the load in a resonant circuit of a Q high enough to achieve the desired harmonic content. A typical circuit using this approach is found in Class A inverters. Owing to the large size of the LC components this circuit only becomes attractive above about 400 Hz.

13.3.3.2 Harmonic Attenuation by Means of an LC Filter


This filter can take many forms. The most attractive is that by Ott described in Reference 3.9 of Section 13.6. The circuit is shown in Figure 13.12(a). The Ott filter has the following very desirable characteristics:

- 1. Good voltage transfer characteristics.
- 2. Attenuation independent of the load.
- The input impedance can be designed to be capacitive over the working load range.

For details see the Class C inverter example in Sections 13.2.3.1 and 13.2.3.2.

13.3.3.3 An LC Filter Plus Optimum Pulse Width Selection

The requirements of the LC filter can be appreciably reduced by using a narrower pulse width than 180°. Thus a 120° pulse has zero third harmonic distortion. See Figure 13.34.



COURTESY OF LTV MILITARY ELECTRONICS DIVISION, LING-TEMCO-VOUGHT, INC., DALLAS, TEXAS.

FIGURE 13.34 HARMONIC CONTENT VERSUS PULSE WIDTH WITH RECTANGULAR WAVEFORMS

13.3.3.4 Synthesis by Means of Output-Voltage Switching

The output from an inverter is coupled through a transformer (Figure 13.35) to the load via SCR "tap switches". The appropriate SCR is triggered to give the output waveform shown in Figure 13.36. The inverter operates, in this case, at five times the output frequency. This waveform is easily filtered to give a good sine wave output.




FIGURE 13.35 OUTPUT VOLTAGE SWITCHING CIRCUIT




FIGURE 13.36 WAVEFORM WITH OUTPUT VOLTAGE SWITCHING

13.3.3.5 Synthesis by Controlling the Phase Relationship of Multiple Inverters

The basis of this method of harmonic reduction is to add the outputs of a multiplicity of inverters to form a quasi sine wave which has no low-order harmonic component. The remaining high-order harmonics are easily filtered.

Figure 13.37 shows an outline of a three phase bridge inverter circuit. The voltages across outputs a, b and c are shown in Figure 13.38(a) and the line-to-line voltage across the output transformer is shown in Figure 13.38(b). If more phases are used the steps in the waveform become smaller giving an even lower harmonic content.




FIGURE 13.37 THREE PHASE BRIDGE INVERTER CIRCUIT




FIGURE 13.38 THREE PHASE BRIDGE WAVESHAPES




FIGURE 13.38 THREE PHASE BRIDGE WAVESHAPES

13.3.3.6 Multiple Pulse Width Control

This method of achieving a sine wave output is obvious from Figure 13.39. This waveform may be obtained from a bridge circuit (Figure 13.37). One pair of SCR's is triggered and turned off with various pulse widths to form the positive half cycle and then the other pair is operated similarly for the negative half cycle.




FIGURE 13.39 OUTPUT WAVEFORM USING MULTIPLE PULSE WIDTH CONTROL

13.3.3.7 Selected Harmonic Reduction

The circuit in Figure 13.14 is triggered so as to give a load waveform as shown in Figure 13.40. With precise control of the pulse widths the output wave-shape can be made low in 3rd and 5th harmonic content.

The advantages of this method over other methods of synthesis are:

- The fundamental output may be varied from zero to maximum amplitude without re-introducing the harmonic voltages.
- 2. A three-phase circuit using only twelve SCR's can eliminate all the harmonics below the eleventh while still being able to control the fundamental frequency from zero to maximum.
- 3. The triggering circuitry is considerably simplified.




FIGURE 13.40 OUTPUT WAVEFORM WITH SELECTED HARMONIC REDUCTION

13.3.3.8 The Cycloinverter

A cycloinverter consists of an inverter, operating at about ten times the desired output frequency, to which is coupled a cycloconverter (see Section 13.5) producing the desired output frequency waveform and amplitude.

13.3.4 Regulated Output

Most inverter customers specify that the inverter output be regulated both for input voltage and load current variations.

The inverter designer has three choices:

- 1. To regulate the supply voltage to the inverter
- 2. To regulate within the inverter
- 3. To regulate the output of the inverter

13.3.4.1 Supply-Voltage Regulation

If the supply is a battery, fuel cells or some other DC supply, then the pre-regulation takes the form of a regulated DC to DC converter, the logic for the DC to DC converter coming from the output of the inverter, Figure 13.41.

The DC to DC regulated supply can take many forms. If the inverter supply is from a rectified AC line, then pre-regulation can be achieved by substituting phase controlled SCR's for the rectifier diodes. The logic for the triggering circuits is again supplied from the output of the inverter, Figure 13.42. Phase controlled rectifiers are discussed in Chapter 9.




FIGURE 13.41 DC SUPPLY VOLTAGE REGULATION




FIGURE 13.42 AC SUPPLY VOLTAGE REGULATION

13.4 PULSE MODULATOR SWITCHES

The semiconductor switch in a pulse modulator circuit is required to discharge a capacitor extremely fast, through a noninductive path. A specially characterized pulser SCR is needed to conduct the resulting high amplitude, fast-rising current pulse. Pulse widths vary from .1 μ second to 10 μ seconds in applications such as radar modulators and laser pulsers, as in the circuit of Figure 13.43.

If turn-off time is not a critical characteristic of the SCR because of the low repetition rate, advantage can be taken of the SCR design trade-off existing between turn-off and turn-on capabilities. See Chapter 1 for discussion of gold doping. Pulser SCR's designed specifically for superior turn-on characteristics are capable of fast turn-on, low turn-on power dissipation, and extremely high di/dt capability.

Airborne radar, with its higher frequency requirements, necessitates an SCR with both fast turn-on and fast turn-off capabilities. High frequency SCR's such as the C141 and C144 make ideal pulse modulator switches for high frequency applications.

In order to achieve high di/dt capability the gate of the SCR should be driven as hard as the ratings permit. The rise time of the gate pulse should be less than .1 µsecond.




FIGURE 13.43 LASER PULSER CIRCUIT

13.5 CYCLOCONVERTERS

A cycloconverter is a means of changing the frequency of alternating power using controlled rectifiers which are AC line (Class F) commutated. The cycloconverter is thus an alternative to the frequency changing system using a rectifier followed by an inverter.

13.5.1 Basic Circuit

The method of operation is readily understood from Figure 13.44. A single-phase full-wave rectifier circuit is equipped with two sets of SCR's, which would give opposite output polarities. Thus if SCR_1 and




FIGURE 13.44 SINGLE PHASE CYCLOCONVERTER

SCR₂ are triggered the DC output would be in the polarity shown on the left side of Figure 13.45. If SCR₃ and SCR₄ were triggered instead, the output polarity would be reversed as shown. Thus, by alternately triggering the SCR pairs at a frequency lower than the supply frequency a square wave of current would flow in the load resistor. A filter would be needed to eliminate the ripple.

In order to produce a sine wave output, the triggering of the individual SCR's would have to be delayed by varying degrees so as to produce the waveform shown in Figure




FIGURE 13.45 SINGLE PHASE CYCLOCONVERTER WAVEFORMS

13.5.2 Polyphase Application

The SCR cycloconverter is important in two applications. In the variable-speed, constant-frequency system an alternator is driven by a variable-speed motor such as an aircraft engine, yet the required output must be at a fixed and precise frequency such as 400 Hz.

A second application is where the required output must be variable in both frequency and amplitude for driving an induction or synchronous motor. This makes possible variable speed brushless motors which could for example be used to drive the wheels of vehicles operating in difficult environments.

Due to the advantages in AC motor design, most of the cycloconverter systems are polyphase. Figure 13.46 shows a typical schematic (excluding the trigger circuit).




FIGURE 13.46 THREE PHASE CYCLOCONVERTER CIRCUIT

13.6 SELECTED BIBLIOGRAPHY

1.0 Inverters - General

- 1.1 SCR Inverter Commutated by an Auxiliary Impulse, W. McMurray, 1964 Proceedings of the INTERMAG Conference.
- 1.2 Inverter Commutation Circuits, A. J. Humphrey, IEEE/IGA Conference, October 1966, pp. 97-108.

 Principles of Inverter Circuits, (Book), B. D. Bedford and R. G. Hoft, Wiley 1964.

1.4 An SCR Inverter With Good Regulation and Sine Wave Output, N. Mapham, IEEE/IGA Conference Record, October 1966, pp. 451-472, or IEEE/IGA Proceedings, April-May 1967. 2.0 Choppers - DC Motor Speed Control

 Design Analysis of Multi-Phase DC-Chopper Motor Drive, E. Reimers, IEEE/IGA Conference Record, October 1970, pp. 587-595.

2.2 High Efficiency, High Power, Load Insensitive DC Chopper for Electronic Automobile Speed Control, V. Wouk, IEEE/ IGA Conference Record, October 1969, pp. 393-402.

2.3 The Control of Battery Powered DC Motors Using SCR's in the Jones Circuit, J. C. Hey, N. Mapham, IEEE International Convention Record, Part 4, 1964.

2.4 Analysis of Energy Recovery Transformer in DC Choppers and Inverters, S. B. Dewan, D. L. Duff, Workshop on Applied Magnetics Proceedings, May 1969, II-3.

2.5 Analysis of Thyristor DC Chopper Power Converters Including Non-Linear Commutating Reactors, W. McMurray, Workshop on Applied Magnetics Proceedings, May 1969, II-2.

2.6 Thyristor (SCR) Chopper Control System for Transportation Equipment, E. F. Wiser, 1968 IEEE/IGA Conference Record, pp. 471-482.

- 2.7 The Use of Thyristors for the Control of a DC Traction Motor Operating From a 600 Volt Line Supply, J. Beasley, G. White, IEE Conference No. 17, Power Applications of Controlable Semiconductor Devices, November 1965, pp. 187-195.
- Variable Pulse Width Inverter, D. Jones, Electronic Equipment Engineering, November 1961, pp. 29-30.
- 2.9 A DC Motor Servo Controlled by a Pulse Width Modulated Inverter, P. Bowler and W. K. O'Neill, Direct Current, Vol. 2, No. 1, February 1971.
- 2.10 Guidelines on Adaptation of Thyristorized Switch for DC Motor Speed Control, Z. Zabar and A. Alexandrovitz, IEEE/ IGA Conference Record, February 1970, p. 10.
- 2.11 "Development of and Operational Experience With a High Powered DC Chopper for 1500 Volt DC Railway Equipment," C. E. Band and J. H. Stephens, IEEE Publication #53, Conference on Power Thyristors and Their Applications, Part 1, May 1969, pp. 277-288.
- 2.12 "The GM High Performance Induction Motor Drive System," P. D. Agarwal, IEEE on Power Apparatus and Systems, Vol. PAS-88 #2, February 1969, pp. 86-93.
- 2.13 "Part II The Application of the Separately Excited DC Traction Motor to DC and Single Phase AC Rapid Transit Systems and Electrified Railroads," R. A. Van Eck, IEEE Conference Record, IGA 1969, pp. 229-237.
- 2.14 "Thyristor (SCR) Chopper Control for Transportation Equipment," R. A. Zeccola and E. F. Weiser, IEEE Transactions on IGA, Vol. IGA-5 #4, July/August 1969, pp. 470-475.
- 2.15 "Design Considerations Pertaining to a Battery Powered Regenerative System," B. Berman, IEEE/IGA Conference Record 1971, pp. 341-346.

2.16 "All Solid State Method for Implementing a Tractive Drive Control," B. Berman, IEEE/IGA Conference Record 1971,

pp. 341-346.

2.17 DC Chopper With High Switching Reliability and Without the Limitation of the Adjustable Mark-Space Ratio," Hokalis and J. Lemmrich, IEE Proceedings Conference on Power Thyristors and Their Application — London, May 6-8, 1969, pp. 208-215.

2.18 "Battery Powered Regenerative SCR Drive," B. Berman, IEEE Conference Record 1970, IGA Group Meeting, pp.

657-662.

2.19 "Controller Induced Losses in Electric Vehicle Drives," C. J. Amato, IEEE/IGA Conference Record, pp. 457-469.

2.20 "DC Choppers for Railway Applications," C. Jauquet, J. Gouthiere and H. Hologne, IEE Proceedings Conference on Power Thyristors and Their Applications, London, May 6-8, 1969, p. 289.

3.0 UPS, Uninterruptible Power Systems

3.1 Application of Static Uninterruptible Power Systems to Computer Loads, A. Kusko, F. E. Gilmore, IEEE/IGA Conference Record, October 1969, pp. 635-641.

3.2 Static Inverter Standby AC Power for Generating Station Controls, J. D. Farber, et al, IEEE Transactions on Power Apparatus Systems, Vol. PAS-87, No. 5, May 1968, pp. 1270-1274.

3.3 Wide Range Impulse Commutated, Static Inverter With a Fixed Commutation Circuit, F. G. Turnbull, IEEE Conference Record of IGA, October 1966, pp. 475-482.

3.4 A True No-Break, Off-Line UPS, L. J. Lawson, IEEE/IGA

Conference Record, 1967.

3.5 Large Static UPS, Industrial Static Power Converter, C. W. Flairty, A. E. Relation, IEEE Industrial Static Power Converter Conference, November 1965.

3.6 Pulse Width Modulated Inverters for UPS Applications, W. V. Peterson, E. J. Yohman, IEEE Transactions on Industrial Electronics and Control Instrumentation, Vol. IE CI-17, No. 4, June 1970, pp. 339-345.

3.7 UPS Systems for Generating Stations, C. G. Helmick, 69CP731, IEEE Summer Power Meeting, Dallas, Texas,

June 1969.

3.8 Fundamentals of PWM Power Circuit, L. J. Penlowski and K. E. Pruzinsky, IEEE/IGA Conference Record 1970, pp. 669-678.

3.9 A Filter For Silicon Controlled Rectifier Commutation and Harmonic Attenuation in High Power Inverters, R. R. Ott, Communications and Electronics, May 1963, pp. 259-262.

3.10 A 50-kva Adiustable-Frequency 24-Phase Controlled Rectifier Inverter, C. W. Flairty, Direct Current, December 1961, pp. 278-282.

3.11 A High Power DC-AC Inverter With Sinusoidal Output, G. Salters, Electronic Engineering, September 1961, pp. 586-591. 3.12 Successful Uninterruptible Power Systems for Computers, R. Morrison Renfew, IEEE/IGA Conference Record, Vol. IGA 5, November 1969, p. 693.

3.12 A Filter For Silicon Controlled Rectifier Commutation and Harmonic Attenuation in High Power Inverters, R. R. Ott, Communications and Electronics, May 1963, pp. 259-262.

3.13 "Uninterruptible Power for Critical Loads," A. E. Relation, IEEE Transactions on Industry and General Applications, Vol. IGA-5 #5, September/October 1969, pp. 582-587.

3.14 "Inverter for Uninterruptible Power Supplies Will Subcycle Fault Clearing Capability," Loran H. Walker, IEEE/IGA Conference Record 1971, pp. 361-370.

3.15 "Designing for System Reliability in Large Uninterruptible Power Supplies," C. G. Helmick, IEEE/IGA Conference Record 1971, pp. 371-384.

3.16 "UPS Systems for Critical Power Supplies," A. E. Relation, Solidstate Controls, Inc., pp. 877-884.

3.17 "A Three Phase 250 KVA No Break Power Supply With Current Limiting Filter," J. Weaver, A. M. Eccles and W. P. Kelham, IEE Proceedings Conference on Power Thyristors and Their Applications, London, May 6-8, 1969, p. 339.

3.18 "High Power Thyristor Inverters for Essential Service," R. A. Hamilton, J. L. Fink and J. F. Shedlock, IEE Proceedings Conference on Power Thyristors and Their Applications, London, May 6-8, 1969, p. 305.

3.19 "Non-Break AC Power Source Switching Equipment," H. Goshima, IEE Proceedings Conference on Power Thyristors and Their Applications, London, May 6-8, 1969, p. 193.

3.20 "Uninterruptible Power Supply (UPS) Systems for Generating Stations," C. G. Helmick, 69CP731 IEEE Summer Power Meeting – Dallas, Texas, June 22-27, 1969.

4.0 dv/dt and di/dt

- Design of Snubber Circuits for Thyristor Converters, J. B. Rice, IEEE/IGA Conference Record, October 1969, pp. 485-490.
- 4.2 Analysis and Design of Optimized Snubber Circuits for dv/dt Protection in Power Thyristor Applications, S. J. Wu, presented at IEEE/IGA Conference, November 1970 and available as Publication 660.24* from General Electric Company, Syracuse, New York.
- 4.3 The Rating and Application of SCR's Designed for Switching at High Frequencies, R. F. Dyer, Application Note 660.13,* General Electric Company, Syracuse, New York.
- 4.4 Voltage Transient and dv/dt Suppression in Thyristor Bridges, J. Merrett, Mullard Technical Communications, No. 92. March 1968.
- 4.5 Improved Performance for Solid State Inverters Via the Amplifying Gate SCR, J. C. Hey, IEEE Cleveland Electronics Conference Record, April 1969.

4.6 "Optimum Snubber for Power Semiconductors" by W. McMurray, IEEE/IGA Conference Record 1971, pp. 885-893.

5.0 Cycloconverter

- The Practical Cycloconverter, L. J. Lawson, IEEE/IGA Conference Record, October 1966, pp. 123-128.
- 5.2 AC to AC Frequency Converter Using Thyristors, S. B. Dewan, P. P. Diringer, NEC, Chicago, October 1966.
- 5.3 High Frequency Power Conversion (PNPN High to Low Frequency Converter), P. W. Clarke, AIEE Conference Paper 62-335, 1962.
- 5.4 Static Adjustable Frequency Drives, J. W. Nims, IEEE Transactions on Applications and Industry, May 1963, pp. 75-79.
- 5.5 Frequency-Changer Systems Using the Cycloconverter Principle, R. A. Van Eck, May 1963, pp. 163-168, AIEE Transactions Applications and Industry.
- 5.6 A Polyphase, All Solid State Cycloconverter, G. J. Hoolboom, IEEE Conference Paper 63-1040, October 1, 1963.
- 5.7 Cycloconverter Adjustable Frequency Drives, J. C. Guyeska, H. E. Jordan, IEEE Textile Industry Conference, October 1-2, 1964.
- 5.8 Static AC Variable Frequency Drive, J. C. Guyeska, H. E. Jordan, IEEE Conference Paper CP 64-391.
- 5.9 Static Frequency Converter, L. J. Lawson, Proceedings of the 19th Annual Power Sources Conference, May 18-20, 1965, pp. 135-137.
 - 5.10 Precisely Controlled 3-Phase Squirrel Cage Induction Motor Drives for Aerospace Applications, L. J. Lawson, IEEE Transactions on Aerospace, June 1965, pp. 93-97.
- 5.11 A Variable-Speed Constant Frequency Generating System for a Supersonic Transport, K. M. Chirgwin, IEEE Transactions on Aerospace, June 1965, pp. 387-392.
 - 5.12 Sub-Ripple Distortion Components in Practical Cycloconverters, C. J. Amato, IEEE Transactions on Aerospace, June 1965, pp. 98-106.
- 5.13 Analog Computer Simulation of an SCR as Applied to a Cycloconverter, C. J. Amato Proceedings of NEC, 1965, Vol. 21, pp. 933-937.
 - 5.14 Precise Control of a 3-Phase Squirrel Cage Induction Motor Using a Practical Cycloconverter, W. Slabiak, L. J. Lawson, Proceedings of NEC, 1965, Vol. 21, pp. 938-943.
 - 5.15 Thyristor Phase-Controlled Converters and Cycloconverters, (Book), B. R. Pelly, Wiley 1971.
 - 5.16 Variable Speed With Controlled Slip Induction Motor, C. J. Amato, IEEE Industrial Static Power Conversion Conference Record, November 1, 1965, pp. 181-185.
 - 5.17 Optimizing Control Systems for Land Vehicles, W. Slabiak, IEEE Industrial Static Power Conversion Conference Record, November 1, 1965, pp. 186-189.

- 5.18 AC Motor Supply With Thyristor Converters, L. Abraham, J. Forster, G. Schliephake, IEEE Industrial Static Power Conversion Conference Record, November 1, 1965, pp. 210-216.
- 5.19 The Application of a Cycloconverter to the Control of Induction Motors, P. Bowler, Conference on Power Applications of Controllable Semiconductor Devices, London, England, November 10-11, 1965, IEE Publication No. 17, pp. 137-145.
- 5.20 "A Method for Harmonic Analysis of Cycloconverters," S. B. Dewan and M. D. Kankam, IEEE/IGA Transactions, Vol. IGA-6 #5, September/October 1970, pp. 455-462.

5.21 "An AC Equivalent Circuit for a Cycloconverter," C. J. Amato, IEEE Transactions on IGA, Vol. IGA-2 #5, Septem-

ber/October 1966, pp. 358-362.

5.22 "A Synchronous Tap Changer Applied to Step-Up Cycloconverters," W. R. Light, Jr. and E. S. McVey, IEEE Transactions on IGA, Vol. IGA-3 #3, May/June 1967, pp. 244-249.

5.23 "A Single-Phase/Polyphase Converter," J. H. Parker, W. C. Beattie, IEEE/IGA Conference Record 1971, pp. 43-49.

- 5.24 "A Modified Cycloconverter for use with High Frequency Sources, J. E. Jenkins, IEE Proceedings Conference on Power Thyristors and Their Applications, London, May 6-8, 1969, pp. 313-319.
- 5.25 "Characteristics of the SCR Cycloconverter Power Stage,"E. J. Yohman, 1968 WESCON Session 26.
- 5.26 "Cycloconverter Control Circuits," T. M. Hamblin, T. H. Barton, IEEE Conference Record of 1970, Fifth Annual IGA Meeting, October 1970, pp. 559-571.
- 5.27 "Harmonic Analysis of AC to AC Frequency Converter," S. B. Dewan, P. B. Biringer, G. J. Bendezak, IEEE Transactions on Industry and General Applications, Vol. IGA-5 #1, January/February 1969, pp. 29-33.

5.28 "Cycloconverter Control of the Doubly Fed Induction Motor," W. F. Long, N. L. Schmitz, IEEE Transactions on IGA, Vol. IGA-7 #1, January/February 1971, pp. 95-100.

5.29 "Precise Control of a Three-Phase Squirrel-Cage Induction Motor Using a Practical Cycloconverter," W. Slabiak and L. J. Lawson, IEEE Transactions on IGA, July/August 1966, pp. 274-280.

6.0 AC Motor Speed Control From DC Supply

6.1 The Through-Pass Inverter and its Application to the Speed Control of Wound Rotor Induction Machines, P. N. Miljanic, IEEE Transactions on Power Apparatus and Systems, Vol. PAS-87, No. 1, January 1968, pp. 234-239.

6.2 Induction Motor Speed Control with Static Inverter in Rotor, A. Lavi, R. Polge, IEEE Transactions, Vol. PAS-85,

No. 1, pp. 76-84.

6.3 Modulating Inverter System for Variable-Speed Induction Motor Drive (GM Electrovair II), R. W. Johnson, IEEE

- Transactions on Power Apparatus and System, Vol. PAS-88, No. 2, February 1969, pp. 81-85.
- 6.4 A Wide-Range Static Inverter Suitable for AC Induction Motor Drives, P. M. Espelage, J. A. Chiera, F. G. Turnbull, IEEE Transactions of the IGA, Vol. IGA-5, No. 4, July 1969, pp. 438-445.
- 6.5 New Inverter Supplies for High Horsepower Drives, R. P. Veres, IEEE/IGA Conference Record, October 1969, pp. 537-545.
- 6.6 PWM Inverters for AC Motor Drives, B. Mokrystzki, 1966 International Convention Record, Part i, pp. 8-23.
- 6.7 Optimum Design of an Input Commutated Inverter for AC Motor Control, S. B. Dewan, D. L. Duff, IEEE/IGA Conference Record, 1968, pp. 443-455.
- 6.8 Precise Speed Control With Inverters, A. J. Humphrey, IEEE Conference on Industrial Power Conversion.
- 6.9 SCR Inverter for Deep Submergence Propulsion Systems, R. Gilbert, J. Langton, Conference Proceedings SAE Aerospace Systems Conference, July 1967, p. 17.
- 6.10 "Controlled Power-Angle Synchronous Motor Inverter Drive System," G. R. Slemon, J. B. Forsythe and S. B. Dewan, IEEE/IGA Conference Record 1970, pp. 663-667.
- 6.11 "Method of Multiple Reference Frames Applied to the Analysis of a Rectifier Inverter Induction Motor Drive," P. C. Krause, J. R. Hake, IEEE Transactions paper 1969 Winter Power Meeting.
 - 6.12 "The Controlled Slip Static Inverter Drive," B. Makrytzki, IEEE/IGA Transaction, May/June 1968, pp. 312-317.
 - 6.13 "Variable Speed Induction Motor Drive System for Industrial Applications," R. W. Johnston, W. J. Newill, IEEE/IGA Conference Record, October 1970, pp. 581-585.
 - 6.14 "Slip Power Recovery in an Induction Motor by the Use of a Thyristor Inverter," W. Shepherd, J. Stanway, IEEE Transactions on IGA, Vol. IGA-5 #1, January/February 1969, pp. 74-83.
 - 6.15 "Thyristor DC Switch Inverter," T. Kume and R. G. Hoft, IEEE/IGA Conference Record 1971, pp. 299-312.
 - 6.16 "Current Source Converter for AC Motor Drive," Ken P. Philips, IEEE/IGA Conference Record 1971, pp. 385-392.
 - 6.17 "An Inverter for Traction Applications," J. T. Salihi, IEEE/ IGA Conference Record 1971, pp. 393-400.
 - 6.18 "Characteristics and Applications of Current Source/Slip Regulated AC Induction Motor Drives," Robert B. Maag, IEEE/IGA Conference Record 1971, pp. 411-416.
 - 6.19 "AC Commutatorless and Brushless Motor," T. Maeno and M. Kobato, IEEE/IGA Conference Record 1971, pp. 25-34.
 - 6.20 "Wide Speed Range Inverter," E. F. Chandler and F. N. Peters III, IEEE Transactions on Industry and General Applications, Vol. IGA-6 #1, January/February 1970, pp. 19-23.

6.21 "Several Modulation Techniques PWM Inverter." R. D. Adams and R. S. Fox, IEEE/IGA Conference Record 1970, pp. 687-693.

6.22 "Fundamentals of a Pulse Width Modulated Power Circuit," L. J. Penkowski and K. E. Pruzinsky, IEEE/IGA Conference

Record 1970, pp. 669-678.

6.23 "A Pulse Width Modulated Three Phase Complementary Commutated Inverter" by S. B. Dewan and I. B. Forsythe, IEEE/IGA Conference Record 1971, pp. 321-326.

"Harmonic Analysis of a Synchronized Pulse Width Modulated Three Phase Inverter." I. B. Forsythe and S. B. Dewan, IEEE/IGA Conference Record 1971, pp. 327-332.

6.25 "The Programmed Bridge Regulator: A New Approach to Efficient Power Conversion," E. H. Philips and R. D. Underwood, IEEE/IGA Conference Record 1971, pp. 333-339.

6.26 "A Wide Speed Range Inverter Fed Induction Motor Drive," R. L. Rigberg, IEEE/IGA Conference Record 1969.

pp. 629-633.

"An Investigation of an SCR Inverter Drive for an Induction Motor, D. M. Mitchell and C. J. Triska, IEEE/IGA Confer-

ence Record, October 1967, pp. 81-90.

6.28 "The Through Pass Inverter and Its Application to the Speed Control of Wound Rotor Induction Machines." P. N. Miljanic, IEEE Transactions on Power Apparatus & Systems, Vol. PAS-87 #1, January 1968, pp. 234-239.

7.0 Pulse Modulator Switches

High Power Thyristor-Battery Drive for High Peak, Low Average Power Pulser, V. Wolk, Proceedings of IEEE, Special Issue on High-Power Semiconductor Devices, Vol. 55, No. 8, August 1967, p. 1454.

Magnetic Pulsers from PAM Multiplexed Instrumentation, K. Aaland, G. A. Pence, Workshop on Applied Magnetics,

May 1969.

7.3 Pulse Generators, Glasoe & LeBacgz, McGraw-Hill Book

Co., Inc., New York, 1948.

- 7.4 A 300 KW Semiconductor Magnetron Modulator, F. A. Gateka and M. L. Embree, 1962 International Solid-State Circuits Conference, University of Pennsylvania, February 16, 1962.
- 7.5 How to Get More Power From SCR Radar Modulators, T. Hamburger, C. H. Wood, R. A. Gardenghi, Electronic Design, September 13, 1963.
- Some Characteristics of Thyristors in High-Power Modulator Circuits, T. H. Robinson, Modulator Symposium, May 1966.
- 7.7 Adding SCR's to get High Power Means Smaller Transmitters, G. R. Brainard, W. R. Olson and E. H. Hooper, Electronics, June 13, 1966, pp. 119-126.

8.0 Induction Heating, Ultrasonics, Lighting

A Static Power Supply for Induction Heating, J. P. Landis, IEEE Transactions on Industrial Electronics and Control

- Instrumentation, Vol. IECI-17, No. 4, June 1970, pp. 313-320.
- 8.2 An SCR Inverter With Good Regulation and Sinewave Output, N. Mapham, IEEE/IGA, Vol. IGA-3, No. 2, March 1967, pp. 176-187.
- 8.3 Thyristor Power Units for Induction Heating and Melting, R. S. Segsworth, S. B. Dewan, IEEE/IGA Conference Record, October 1967, pp. 617-620.
- 8.4 An Ultrasonic Power Source Utilizing a Solid-State Switching Device, W. C. Fry, IRE International Convention Record, Part 6, Vol. 8, 1961, pp. 213-218.
- 8.5 An SCR Inverter With Good Regulation and Sinewave Output, N. Mapham, Application Note 660.16,* General Electric Company, Syracuse, New York.
- 8.6 Thyristor Control of Fluorescent Lighting Banks, J. L. Storr, IEE Conference, No. 17, Power Applications of Controllable Semiconductor Devices, November 1965, pp. 178-185.
- 8.7 A Low Cost, Ultrasonic-Frequency Inverter Using a Single SCR, N. Mapham, Application Note 200.49,* General Electric Company, Syracuse, New York.
- 8.8 Dimming Fluorescent Lamps, J. C. Moerkens, Philips Technical Review, Vol. 27, No. 9/10, 1966, pp. 265-273.
- 8.9 A Solid-State Supply for Induction Heating and Melting, S. B. Dewan and G. Havas, IEEE/IGA Conference Record, November 1969, p. 686.
- 8.10 Power Thyristor High Frequency Limits, R. L. Davies, IEEE International Conference Record, March 1969, p. 198.
- 8.11 "A 180 KW 8-11 kHz Thyristor Frequency Converter for Induction Heating," Ivan Horvat, IEEE/IGA Conference Record 1971, pp. 837-849.
- 8.12 "Practical Design Considerations for Regulated Sine Wave Inverter," Walter B. Guggi, IEEE/IGA Conference Record 1971, pp. 869-876.
- 8.13 "Latest Developments in Static High Frequency Power Sources for Induction Heating," B. R. Pelly, IEEE Transactions on Industrial Electronics and Control Instrumentation, Vol. IECI-17 #4, June 1970, pp. 297-312.
- 8.14 "A High Frequency Power Supply for Induction Heating and Melting," G. Hauas and R. A. Sommer, IEEE Transactions on Industrial Electronics and Control Instrumentation, Vol. IECI-17, No. 4, June 1970, pp. 321-326.
- 8.15 "A Static Power Supply for Induction Heating," J. P. Landis, IEEE Transactions on Industrial Electronics and Control Instrumentation, Vol. IECI-17, No. 4, June 1970, pp. 313-320.
- 8.16 "A Solid State Supply for Induction Heating and Melting," S. B. Dewan and G. Hauas, IEEE Transactions on IGA, November/December 1969, pp. 696-692.
- 8.17 "AC to AC Frequency Converters for Induction Heating and Melting," S. B. Dewan and G. Havas, IEE Proceedings Conference on Power Thyristors and Their Applications, London, May 6-8, 1969, pp. 440-447.

8.18 "New Developments in High-Frequency Power Sources," W. E. Frank, IEEE Transactions on IGA, Vol. IGA-6 #1, January/February 1970, pp. 29-35.

8.19 "Oscillator Circuit Thyristor Converters for Induction Heating," E. Golde and G. Lehman, Proceedings of the IEEE Special Issue on High Power Semiconductor Devices, Vol. 55, #8, August 1967, pp. 1449-1453.

8.20 "Power Supply Systems for Induction Furnaces," R. S. Segsworth and S. B. Dewan, IEEE Conference Record of the

IGA 1970, pp. 279-283.

8.21 "Thyristor Power Units for Induction Heating and Melting," R. S. Segsworth and S. B. Dewan, IEEE/IGA Conference Record, October 1967, pp. 617-620.

8.22 "Sine Wave Inverter System," Walter Guggi, IEEE/IGA

Conference Record 1970, pp. 517-524.

14. LIGHT ACTIVATED THYRISTOR APPLICATIONS

Light, or more precisely, electromagnetic radiation, with wave length between 0.2 and 1.4 microns, is increasingly being used in conjunction with solid state devices. The use of light offers a convenient method for sensing the absence or presence of an opaque object and for achieving electrical isolation. These features are useful in the control of power devices and will be discussed in this chapter. Opto-electronic devices also find usage in communications, and other applications beyond the scope of the Manual.

14.1 LIGHT ACTIVATED SEMICONDUCTORS

There are many types of devices available for converting radiant energy into electrical information. These devices may convert the radiant information into a variable resistance, such as occurs in photo resistive elements such as cadmium sulfhide, cadmium selenide and lead sulfhide, or into a generated voltage and current as in photo voltaic cells of selenium, silicon and germanium. The newer types of light sensitive devices are semiconductor junction devices. Included in this group are light activated diodes, transistors, and thyristors. It is to this last group of devices which we will direct our attention.

Radiant energy incident on a semiconductor (such as silicon, germanium, cadmium, sulfhide or selenium) causes the generation of hole-electron pairs. These free charges create a change in the electrical characteristics of the semiconductor. In a photo cell they cause a decrease in resistance, in the photo-voltaic cell they create a voltage and in a junction device, under bias, cause currents to flow across the exposed junctions. In a photo thyristor this current is equivalent to gate current, whereas in a photo transistor the light causes an equivalent base current.

14.1.1 Photo Diode (Light Sensitive Diode)

In a conventional p-n junction without external bias, a very thin depletion region is formed where electrons from the n-type material move across the junction and combine with holes in the p-type material. The positive ions so created in the n-type material and the negative ions in the p-type material build up an electric field.





FIGURE 14.1 PN JUNCTION AND CARRIER CONCENTRATION

In a reverse biased p-n junction, the width of this depletion region will increase proportionally with applied voltage (capacitance will decrease with higher voltage). Electrons which attempt to enter the p-type material are too low in energy to cross the potential barrier and the current will be almost zero. Some electrons will be excited by thermal energy to an extent that hole electron pairs are created which will be swept across the junction as leakage current by the existing field of the depletion region.

If light (electromagnetic radiation) with the proper wave length is directed toward the reverse biased p-n junction, absorbed photon energy will also create hole electron pairs and enable the electrons to move across the depletion region. Additional current proportional to the

light intensity will flow across the reverse biased junction.



(a) Hole Electron Pairs in Reverse Biased Light Sensitive PN Junction

(b) VI Characteristic of Light Sensitive Reverse Biased PN Junction

FIGURE 14.2

$$I_p = \eta \cdot q \cdot \Phi \cdot A \cdot \frac{\tau}{t_r} = current through junction$$

 $\eta = Quantum Efficiency$

 $q = Electron Charge = 1.602 \times 10^{-19} Coul.$

 Φ = Photon Flux Density in Photons/sec-cm²

 $A = Area in cm^2$

au =Lifetime of Free Carrier

 $t_r = Transit Time of These Carriers$

Since for a photo diode with sufficient reverse bias, the carriers are swept across the depletion region before they have a chance to recombine, $\tau=t_{\rm r}$ and the above equation will become

$$-I_p = \eta \cdot q \cdot \Phi \cdot A$$

Frequency response will be influenced by capacitance of the depletion region, drift time in the depletion region and the diffusion of carriers. Carriers generated outside the depletion region must diffuse toward the depletion region and considerable time delay will be introduced. To overcome this delay, the depletion region should be close to the surface of the device.

Higher efficiency will result by increasing the width of the depletion region (low capacitance) and higher reverse bias. The depletion region must not be too wide, however, or transmit-time effect will limit the frequency response; neither should it be too thin or the capacitance will increase.

Most parameters of a photo diode can be influenced by selecting different materials or changing diffusion concentration, mobility and lifetime of the carriers.

14.1.2 Photo Transistors

The equivalent circuit of a photo transistor is shown in Figure 14.3. A photo diode as described earlier is used as a constant current generator to supply the transistor with base current, which will be amplified by $h_{\rm FE}$ of the transistor.



(a) Simplified Physical Layout of Photo Transistor

(b) Photo Transistor Illustrating the Effect of Photon Current Generation

FIGURE 14.3


$$I_E = I_p \cdot (h_{FE} + 1)$$

I_p = current through n-p junction

 $h_{\rm FE}=$ transistor de current gain

The collector-base junction of the transistor and the photo diode are one and the same but for simplicity the light sensitive junction in Figure 14.3(b) has been separated from the normal transistor.


A photo transistor, like the L14G shown in Figure 14.4(a) will control a collector current of 0-50 ma at $V_{\rm CE}=0$ -50 V with a total irradiance between 0-30 mW/cm².



(a) View of Photo Transistor



(b) Symbol



(c) VI Curves Vs Light Intensity for the L14A502 Photo Transistor

FIGURE 14.4

Switching speed is an important characteristic of this device and should be considered. For the L14G2 the delay time is about 2 μ sec and rise time about 5 μ sec.

Note: Response time is heavily dependent on external base-to-emitter impedance since collector-base capacitance is multiplied by Miller effect. Most significant in darlington!





FIGURE 14.5 RELATIONSHIP BETWEEN INPUT & OUTPUT OF LIGHT SENSITIVE DEVICE

14.1.3 Photo Darlington Amplifier

Like the photo transistor, the current between collector and emitter of the photo darlington amplifier is a function of the light incident on the device. The dominant term on the output current is the product of the two betas, which accounts for the high sensitivity of the device.



(a) Simplified Physical Layout of Photo Darlington Amplifier

I_{P1} I_{P2} I_{FE2} I_{E2}

(b) Photo Darlington Amplifier Illustrating the Effects of Photon Current Generation

FIGURE 14.6

$$\begin{split} I_{E1} &= I_{P1} \left(h_{FE1} + 1 \right) \\ I_{E2} &= \left(I_{P2} + I_{E1} \right) \left(h_{FE2} + 1 \right) \\ I_{E2} &= \left[I_{P2} + I_{P1} \left(h_{FE1} + I_{P1} \right) \right] \left[h_{FE2} + 1 \right] \\ \text{Because } I_{P2} \text{ is small compared to } I_{E1} \text{:} \end{split}$$

 $I_{E2} \approx I_{P1} \cdot h_{FE1} \cdot \hat{h}_{FE2}$ $I_{E} = Emitter Current$

I_p = Photon Produced Current

 $h_{\rm FE} = DC$ Current Gain of Transistors 1 and 2

The 2N5777-2N5780 family is one example of a light sensitive darlington. Its spectral response is centered near 0.85 microns, maximum collector current is 250 mA, power dissipation 200 mW at 25°C and rise time is typically 75 $\mu seconds$. These devices can be used with or without base lead. Base bias can increase or decrease sensitivity depending on the bias polarity.





FIGURE 14.7 LIGHT SENSITIVE DARLINGTON AMPLIFIER

14.1.4 Light Activated SCR (LASCR)

The basic operation of a light activated SCR is shown in Figure 14.8. With applied forward voltage junctions J_1 and J_3 are forward biased and they can conduct if sufficient free charge is present. Junction J_2 is reverse biased, however, and blocks current flow. Light entering the silicon creates free hole-electron pairs in the vicinity of the J_2 depletion region which are then swept across J_2 (Note: The theory developed for the photo diode and extended to the transistor can be applied here also). As light is increased the current in the reverse biased diode, Figure 14.8(c), will increase. The current gains of the n-p-n and p-n-p transistor equivalents in the structure also increase



(a) & (b) Simplified Physical Layout of LASCR

(c) LASCR Transistor Equivalent (d) Symbol of LASCR Illustrating the Effects of Photon Current Generation & Junction Capacitance

FIGURE 14.8 LIGHT ACTIVATED SCR

with current. At some point the net current gain $(\alpha_1 + \alpha_2)$ exceeds unity and the SCR will turn on. The criterion for turn-on is the same as explained in Chapter 1 but with an additional term due to the light generated current.

$$I_{A} = \frac{\alpha_{2} (I_{P} \pm I_{G}) + I_{CBO(1)} + I_{CBO(2)}}{1 - \alpha_{2} - \alpha_{1}}$$

 $\begin{array}{l} I_P = \text{Photon Current (Current Generated by Incident Light)} \\ I_G = \text{Gate Current} \\ I_{\text{CBO}(1)} + I_{\text{CBO}(2)} = \text{Leakage Current} \\ \alpha = \text{Current Gain} \end{array}$

 $\begin{array}{c} \alpha_1 \text{ varies with } I_A + (I_p) \\ \alpha_2 \text{ varies with } I_A + (I_p \pm I_G) \\ \text{when } \alpha_1 + \alpha_2 \rightarrow 1 \text{ than } I_A \rightarrow \infty \end{array}$

(a) Light Triggering Characteristics

In order to obtain reasonable sensitivity to light the SCR must be constructed so that it can be triggered with a very low current density. This requires the use of a fairly thin silicon pellet of small dimensions hence high current devices are not considered practical for light triggering at this time. The high sensitivity of the LASCR also causes it to respond to other effects which produce internal currents. As a result the LASCR has a higher sensitivity to temperature, applied voltage, rate of change of applied voltage, and has a longer turn-off time than a normal SCR.

Some important characteristics of the L8-L9 series light activated SCR's are shown in Figure 14.9(a)-(e).






FIGURE 14.9 CHARACTERISTICS OF THE L8-L9 LASCR


(b) Typical Angular Response



(c) Typical Spectral Response



(d) Typical Variation of Light Sensitivity With Anode Voltage



(e) Typical Variation of Light Sensitivity With Gate to Cathode Resistance

FIGURE 14.9 CHARACTERISTICS OF THE L8-L9 LASCR

Figure 14.9(a) shows the relationship between effective irradiance to trigger and junction temperature. Since the triggering level is highest at the lowest junction temperature, the amount of light provided in a given system must take into account the lowest junction temperature at which operation is expected. Conversely the maximum sensitivity is obtained at maximum junction temperature. Therefore, the maximum irradiance provided by the system under conditions where the LASCR should not trigger must be less than the value given for the highest operation junction temperature.

Figure 14.9(b) shows the spatial response typical of the L8 and L9 devices. Primary response is confined to an angle of $\pm 25^{\circ}$ from perpendicular. Secondary responses are found at about 55° from the perpendicular. Secondary responses are produced by high reflection from the inside walls of the case. The specified effective irradiance to trigger is given for a point source of light oriented perpendicular to the

plane of the silicon pellet.

Figure 14.9(c) shows the relative response of the LASCR as a function of wave length of the incident irradiation. This curve also indicates the difference in spectral response of the LASCR to direct light and scattered light. Direct radiation must penetrate a significant thickness of silicon to reach the region of J_2 . Since the absorption of silicon is rather high in the visible spectrum (0.4-0.7 micron) the spectral response is rather low in this band. Scattered light from the housing reaches the vicinity of J_2 near the edge of the pellet, hence less of the shorter wave length is absorbed before reaching the junction. The result of edge radiation is higher response to the shorter wave lengths.

Figure 14.9(d) shows the typical variation of light sensitivity with anode voltage. At high voltages, the required irradiance to trigger becomes significantly less as a result of the effect of voltage on the gain of the equivalent transistor circuit. Since $H_{\rm ET}$ is normally specified with an anode voltage of 6 volts, operation at higher or lower voltages will modify this value. If the applied voltage is sinusoidal and the irradiance is increased slowly from low level, triggering will occur initially at the peak of the applied wave form. Further increase in irradiance will then advance the point of triggering to the beginning of

the applied wave.

Figure 14.9(e) shows that typical light sensitivity is inversely proportional to gate to cathode resistance. The purpose of the gate cathode resistor is to bypass current around J₁, thus reducing the gain of the n-p-n transistor region to desensitize the device. The use of temperature sensitive resistors (thermistors) between gate and cathode or a forward biased silicon diode plus resistor network can provide some degree of temperature compensation against changes in sensitivity. It should be noted in Figure 14.9(a) however that the effect of temperature upon sensitivity is far from consistent from one device to the next. Therefore, it is not practical as a general rule to provide temperature compensation which will maintain light sensitivity constant over the operating temperature range.

The General Electric LASCR is similar to the C5 type planar SCR except that there is a glass window on top of the package. The device is capable of handling up to 1.6 amperes RMS anode current and of

blocking up to 200 volts peak.





FIGURE 14.10 CONSTRUCTION OF HOUSING, PELLET & SYMBOL OF LASCR

14.2 LIGHT EMITTING DEVICES

14.2.1 Tungsten Lamps


Tungsten filament incandescent lamps are probably the best known light emitting devices. Their wide range of spectral emission, their good efficiency and low cost make them ideal devices to use with General Electric light sensing devices.



(a) Emittance of Tungsten

(b) Relationship Between Color Temperature and True Filament Temperature for Tungsten Lamps

FIGURE 14.11 MOST IMPORTANT CHARACTERISTICS OF TUNGSTEN LAMPS



(c) Color Temperature Vs Hot-to-Cold Resistance Ratio for Tungsten




FIGURE 14.11 MOST IMPORTANT CHARACTERISTICS OF TUNGSTEN LAMPS






FIGURE 14.11 MOST IMPORTANT CHARACTERISTICS OF TUNGSTEN LAMPS

Figure 14.11(a) shows the high radiant emittance of tungsten as a function of color temperature and also its high effective radiant emittance on the LASCR. Effective irradiance to trigger a LASCR typically is between 0.15 mW/cm² at 100° C to 20 mW/cm² at -65° C. This indicates that any tungsten lamp will trigger an LASCR providing the distance is not excessive. The same can be said for all other GE light sensing devices mentioned in this chapter.

Color temperature (CT) is a very popular measurement for tungsten lamps because color temperature defines the majority of the lamp's characteristics. Several of these characteristics are shown in Figure 14.11(a)-(e).

One very useful method of establishing filament temperature is based upon the fact that resistance of the filament increases with increasing temperature. Figure 14.11(c) shows the theoretical relationship between color temperature and the ratio of hot resistance to cold resistance, measured at 25°C. The measurement of this cold resistance must be made with the lowest voltage and current possible in order to prevent heating during the measurement. This can be done with a bridge by applying the voltage momentarily and noting the initial direction of the galvanometer deflection, then balancing accordingly. The observed resistance should be decreased by about 10% (multiply by 0.9) to account for resistance of lead wires, socket, and the connecting ends of the filament which are cooled by the lead wires. Measurement of hot resistance is made by using operating voltage and current values. Small lamps having low-mass filaments will have considerable cyclic temperature variations when operated at 50 or 60 Hz, hence hot resistance should be measured with an oscilloscope.

Figure 14.11(d) shows an easy method of approximating color temperature by the luminous efficiency of the lamp. If the input power and either the mean spherical candlepower (MSCP), or candlepower (CP) or total output lumens ($I = F/4\pi$) (Source intensity = I in lumens/steradian = candle; Total flux output of source = F in lumens) are known, then the color temperature may be established. The difference between evacuated and gas-filled lamps is the result of heat being conducted away from the filament by the gas. In general, lamps designed for operation at 5 volts or less, and less than 10 watts, are evacuated. It should also be noted that the geometric configuration of the filament will produce variations from the data of Figure 14.13(d).

Once a point has been established for a lamp, it may be desirable to know the effect of variations in supply voltage on the effective radiant output. Figure 14.11(e) shows this effect upon output and upon color temperature.

Similar information is given in Figure 14.11(f) which also relates life, current, and candlepower to lamp voltage. Note that the life curve is on a logarithmic scale. At 65% voltage, life is extended 200 times, input power is 50%, and effective radiation on an LASCR is reduced to 40% of the initial value.

Of particular importance is the effect of "normal" supply voltage variations of $\pm 10\%$.

When incandescent lamps are connected in series with semiconductors the initial lamp inrush current flows through the semiconductor.

Peak inrush current can be up to 20 times the normal RMS operating current. It will not always reach the maximum values shown in Figure 14.11(g) because circuit impedance will have a limiting effect. Applying a preheat voltage is often used to limit inrush current to safe values. See Section 9.2.2 for further discussion on this subject.

14.2.2 Light Emitting Diodes (LED) and Infrared Emitting Diodes (IRED)

The light emitting diode is a p-n junction which when forward biased will emit light. There are several inherent advantages of diode light sources over conventional sources:

 Fast response time. Fall and rise time will be from a few nanoseconds to a few microseconds, depending on diode construction;

 Long life and mechanical ruggedness, leading to much improved reliability;


 Low impedance, similar to a conventional forward biased diode, providing compatibility with solid state logic;

 The predominant light output is monochromatic, of wavelengths matching silicon detectors.

Junction luminescence, or junction electroluminescence, occurs as a result of the application of direct current at a low voltage to a suitably doped crystal containing a pn junction. This is the basis of the Light Emitting Diode (LED), which is a pn junction diode which emits light when biased in a forward direction. The light emitted can be either invisible (more precisely infrared), or can be light in the visible spectrum. Semiconducting light sources can be made in a wide range of wavelengths, extending from the near-ultraviolet region of the electromagnetic spectrum to the far-infrared region, although practical production devices are limited at this time to wavelengths longer than ≈ 500 nm. LED's for electronic applications, due to the spectral response of silicon and efficiency considerations, are normally infrared emitting diodes (IRED). The IRED is just an LED which emits light in the near infrared region. Forward bias current flow in the pn junction causes holes to be injected into the N-type material and electrons to be injected into the P-type material; i.e., minority carrier injection. When these minority carriers recombine, energy proportional to the band gap energy of the semiconductor material is released. Some of this energy is released as light, while the remainder is released as heat, with the proportions determined by the mixture of recombination processes taking place. Since the energy contained in a photon of light is proportional to its frequency i.e., color, the higher the band gap energy of the semiconductor material forming the LED, the higher frequency light emitted.

General Electric manufactures IRED's from Gallium Arsenide and Gallium Aluminum Arsenide, which emit infrared at 940 nM and 880 nM respectively. They are especially designed for electronic usage, being particularly optimized for efficiency of coupling to silicon detectors and stability of power output with life. The Gallum Aluminium Arsenide IRED provides about 5 times the silicon detector response of the Gallium Arsenide IRED, all else being the same, but is a much more difficult material to process.

The electrical characteristics of the IRED are similar to those of the silicon diode, differing in having about % greater V_F and quite low reverse breakdown voltage as a result of the material and doping levels required to provide efficient IR emission. The infrared characteristics of the IRED include power output, spacial distribution of the power, wavelength and life degradation. The power output and



spacial distribution of IR may be specified separately, as in figures 14.13 and 14.15 or may be specified as radient intensity, Ie, the power in the beam along the mechanical axis of the IRED. Ie is especially advantageous to the circuit designer, since the irradiance on the light





FIGURE 14.15 IRED SPACIAL DISTRIBUTION

detector is:

 $H(mW/cm.^2) = Ie(mW/steradian) \div d^2(cm.),$



% lensed IRED output power incident on phototransistor lens (0.1 cm²) of L14G or L14F on axis, clear path transmission: To find H_{equiv} @ 2870°K (spec condition) multiply P₀ of LED by 30 times this percentage.

Figure 14.16 IRED to Phototransistor Coupling Chart

where d is the distance from the IRED to the detector. Compare this to the process of integrating the total output power of the IRED with the typical spacial distribution of power curve, solving for the power on the detector area and assigning tolerances to the spacial distribution of energy. The result of this process, and experimental verification of the curve, is illustrated in figure 14.16. This curve is not worst case as a few percent of the devices not screened for Ie will exhibit lens aberations that decrease the received power.

All light emitting and infrared emitting diodes exhibit the phenomenum of output degradation, i.e. the power output of a diode biased at constant current decreases with time.

Based on the results of tests performed at G.E. and at customer's facilities (who were kind enough to furnish us test data and summaries) the G.E. Application Engineering Center has developed design guidelines to allow the prediction of the approximate worst case, end of life, IRED performance. The basis of the prediction is the observed behavior of the ratio of light output after operation to the initial value of light output.

A complete discussion of these design guidelines derivation and use is given in the General Electric Optoelectronics Manual. For most circuit applications utilizing any of the devices containing G.E. IRED chips (IRED, interrupter modules, optocouplers) the power output of the IRED can be predicted from the formula:

$$Po_{(tx)} = Po_{(to)} [1 - A_I(0.024 T_A + 0.4) log(t_X \div 50)]$$

where:

Po is the IRED output power at the subscript time; $A_{\rm I}$ is 0.04 for GaAs, 0.06 for GaAIAs, G.E. manufacture; $T_{\rm A}$ is the ambient temperature in degrees Celcius; $t_{\rm x}$ is the time current has flowed in the IRED, in hours.

This formula is valid for constant current bias of the IRED (regardless of duty cycle) within the maximum ratings for ambient temperatures above 25°C and times greater than 168 hours (1 week). For other conditions or other diodes the Optoelectronics Manual must be consulted.

14.3 Optocouplers

The semiconductor optocoupler consists of a light sources, usually an infrared emitting diode, and a light detector, usually a silicon semiconductor, coupled by a transparent dielectric path within an opaque housing. They are widely used to electrically isolate one portion of an electronic circuit from another while providing one way information flow, via the light beam of the optocoupler. This type of isolation is widely used in power control circuitry to allow integrated circuit logic control of AC power without line voltage affecting the logic circuit. The isolation function is also important in telephone system, medical electronics and computer peripheral circuits.

The General Electric DIP (dual in line package) optocoupler package construction is illustrated in Figure 14.17. It is designed to combine excellent dielectric capability and maximize light transfer efficency by use of a lapped glass dielectric precisely aligning the emitter and detector. This design also enhances reliability by minimizing thermal coefficient of expansion differences within the package and minimizing stress on the premium LPE (liquid phase expitaxial) infra-




Figure 14.17 Dual Inline Package (DIP) Optocoupler Illustrating Glass Dielectric

red diode chip, which maintains the long life, low degradation, char-

acteristics GE has designed in.

A wider selection of photodetectors are available in the optocoupler than as discrete light sensors due to the higher light levels provided by the close coupling to the IRED. The LASCR output provides the best combination of flexibility and minimum parts count in most power control circuits, although transistor, darlington, analog FET, triac driver and various integrated circuit outputs are available.

Although the DIP package is the most common coupler, other packages are commercially available to provide higher isolation voltage and other special requirements. The H24 package in Figure 14.18 provides 6000 V RMS dielectric isolation. For very high isolation voltage requirements (10 to 50 kV) the H22 interrupter module can be modified by the user at very low cost by putting a suitable dielectric





Figure 14.18 H24 High Isolation Voltage Optocoupler


(glass, acrylic, silicone, etc.) in the air gap and insulating and encapsulating the lead wires. For still higher isolation voltages the use of the H23 matched pair with glass dielectric or infrared transmitting fiber optics can provide a low cost isolator. Both of these approaches utilize coupler systems which are already characterized and so are easily handled from a design standpoint.

14.4 CHARACTERISTICS OF SOURCES AND SENSORS

Most people learn in high school physics that light is a form of electromagnetic radiation. Electromagnetic radiation is characterized by its frequency (or more commonly in the case of light, wave length), magnitude and direction. Sources vary greatly in the components of frequency in their output. Figure 14.9(a) shows the spectral distribution of some of the more common types of light sources. The characteristics of the light from a tungsten lamp are a function of the color temperature of that lamp. The color temperature depends upon the type of lamp and upon the applied voltage.



(a) Light Sensitive Devices



(b) Light Emitting Devices

FIGURE 14.19 SPECTRAL DISTRIBUTIONS OF GENERAL ELECTRIC LIGHT SENSITIVE AND LIGHT EMITTING DEVICES

The effect of electromagnetic radiation on a sensor depends upon the wave length of the radiation. The relative effect of radiation of different wave lengths upon the eye and upon several types of silicon semiconductor sensors is shown in Figure 14.9(b). The eye responds to shorter wave lengths than do silicon devices. By comparing Figure 14.9(a) and 14.9(b) it can be seen that most of the radiation emitted by a tungsten lamp is not visible. Hence, it is important to note that the amount of visible light produced by a source does not reveal how effective this source will be upon a silicon sensor.

14.4.1 Definition of Light Intensity

The intensity of electromagnetic radiation incident on a surface is called irradiance (H). Its dimensions are watts/square centimeter. Since any type of electromagnetic radiation has a spectral distribution, it is also reasonable to define the irradiance per unit of wave length (H λ). H λ is a function of the wave length. By definition then,

 $H = \int H_{\lambda} d_{\lambda}$

 Y_{λ} is the relative response of a sensor to electromagnetic radiation at any given wave length. The effect of a particular wave length from a light source on a given sensor is the product H_{λ} Y_{λ} . The effect of radiation on a sensor is additive so that to determine the total effect

of a particular source on a particular sensor, it is necessary to add the $H\lambda$ $Y\lambda$ products for all wave lengths of interest. Or,

 $H_E = \int H_\lambda Y_\lambda d\lambda$

HE is called effective irradiance.

The definition of light is the effective irradiance on the human eye. The amount of light incident on a surface, or the illuminance (E), is given by the following equation:

 $E = K \int H_{\lambda} Y_{\lambda} d\lambda$

 Y_{λ} in this case is the relative spectral response of the human eye as shown in Figure 14.19(b). K is a proportionality constant depending on the desired units. To get E in the units of foot candles, where H is given in terms of watts per square centimeter, K is equal to 6.35×10^5 .

Effective irradiance is used in specifying the GE light sensing devices. The response of these devices versus wave length is provided on the specification sheet so that effective irradiance can be calculated if the characteristics of the light source is known. The effective irradiance to trigger ($H_{\rm ET}$) is the minimum amount of effective irradiance that will trigger these devices into conduction.

The curve of Figure 20.20 shows this efficiency for a tungsten lamp as a function of color temperature of the lamp. The ratio of effective irradiance to total irradiance can be used with total irradiance as calculated, or as measured with a thermopile, to determine operation of the light sensitive device.





FIGURE 14.20 LASCR AND L14 EFFICIENCY OF TUNGSTEN LAMP VS COLOR TEMPERATURE

14.4.2 Design Procedures

For a source with a given spectral distribution, there is a definite relationship between the illuminance (light) and the effective irradiance on a sensor. This ratio has been determined for the combination of a tungsten lamp and an LASCR and is given in Figure 14.21 as a function of the color temperature of the lamp.



COLOR TEMPERATURE, CI, OR TUNGSTEN LAMP ONLY

FIGURE 14.21 LASCR EFFECTIVE IRRADIANCE PER FOOTCANDLE FOR A TUNGSTEN LAMP VS COLOR TEMPERATURE

The irradiance on a device varies inversely with the square of the distance between a point source and the device. The devices are most sensitive if the lens in the cap is pointed directly at the source. The relative response for other angles is given on the specification sheets of the devices. As an example, let us calculate the effective irradiance on an LASCR 6 inches from a point source emitting 100 candela at a 2500°k color temperature. Assume the LASCR is perfectly aligned with the source. At .5 feet the light intensity is

$$E = \frac{100 \text{ candela}}{(.5 \text{ ft})^2} = 400 \text{ ft candles}$$

The conversion factor from E to $H_{\rm E}$ at 2500°k from Figure 14.21 is .023 mW/centimeter squared foot candles. This means that

 $H_E = E \times .023 = 400 \times .023 = 9.2 \text{ mW/cm}^2$

This amount of light would be adequate to trigger all L9 LASCR's which are specified at a minimum H_{ET} of 4.2 mW/centimeter squared.

14.4.3 Effective Irradiance to Trigger

 $H_{\rm ET}$ varies depending on how the device is applied in a circuit. Parameters that affect gate trigger current or base current affect $H_{\rm ET}$ in a similar manner. Increases in voltage, temperature or $R_{\rm GK}$ will reduce $H_{\rm ET}$ and also the required irradiance to produce a given current in a light sensitive device.

Resistor R_{GK} is almost always used with the LASCR and LASCS. Its purpose is to prevent the devices from being triggered by leakage current and to hold the sensitivity to "rate effect" triggering to a reasonable level. This resistor is particularly important in elevated temperature applications.

Replacing R_{GK} with an inductor (approximately 1 henry) makes the LASCR and LASCS sensitive to rate of rise of light intensity rather than absolute value. After triggering, the holding current of the device

will increase as the current in the inductor increases. If the holding current becomes greater than the anode load current, the device turns off. The ringing caused by capacitance in parallel with the inductor will sometimes cause the device to turn back on at a later time. An inductor with a high L/R ratio can reduce turn-off time of the thyristor by maintaining negative gate current during the commutating interval.

14.4.4 Approximate Irradiance Calculation

The conversion efficiency of tungsten lamps from input power to radiant power is approximately 80% for gas filled lamps and 90% for evacuated lamps. At rated voltage this leads to a method for deriving a rough approximation of total irradiance on a receiver by assuming spherical distribution.

$$\begin{split} H &= \frac{P_{out}}{4 \cdot \pi \cdot d^2} \, (\text{mW/cm}^2) \\ P_{out} &= P_{in} \times (0.8 \text{ or } 0.9) \, (\text{mW}) \\ d &= \text{distance from source to receiver (cm)} \\ H_{effective} &\approx \frac{1}{4} \cdot H \, (\text{mW/cm}^2) \end{split}$$

Accuracy depends on color temperature and departure from spherical distribution of the particular case.

14.4.5 Refined Irradiance Calculations

$$\begin{array}{c} \text{Lamp: GE \#1400} \\ V_L = 3.2 \text{ volts} \\ i_L = 0.16 \text{ amps} \\ CP = 0.20 \text{ candela} = I_L \end{array} \right\} \text{ From lamp specifications} \\ \text{Life} = 3000 \text{ hours} \\ \text{Required life} = 30,000 \text{ hours} \\ P = V_L \cdot i_L = 0.512 \text{ W} \\ \text{Luminous efficiency} = \frac{CP}{P} = \frac{0.20}{0.512} = 0.39 \\ \end{array}$$

To get a ten times increase in life Figure 14.13(b) shows that $\rm V_L$ has to be reduced to 83% of 3.2 V or 2.65 volts. This reduced $\rm I_L$ (CP) to 50%, or 0.1 candela. Color temperature (see Figure 14.13(e)) is reduced 2320 \times 0.93 = 2150°K. From Figure 14.20 $\rm H_E/E$ is 0.055 mW/cm²/footcandle. For a device like the L9 LASCR at 25°C $\rm H_{ET}$ = 4.2 mW/cm² is required.

From Figure 14.13(d) for vacuum lamp CT = 2320°K

$$\frac{4.2}{0.055} = 76.5 \text{ footcandles}$$

Assuming a point source then

$$\begin{split} E &= \frac{I_L}{d^2} \left[\frac{Lumen}{Foot^2} \right] \\ d &= \sqrt{\frac{I_L}{E}} & I_L = 0.1 \text{ candle} \\ d &= \sqrt{\frac{0.1}{76.5}} = .036 \text{ feet} = 1.1 \text{ cm} \end{split}$$

1.1 cm is the maximum working distance from the filament to the LASCR pellet which will trigger the least sensitive of the L9 type LASCR's at 25°C with a 6 volt anode supply.

14.4.6 Comparison of Sources

Typical values of emitted flux density for various types of light sources are shown in Figure 14.22. Radiant emittance, W, and luminous emittance, L, are both given for comparison. Of specific interest for use with the LASCR is the effective radiant emittance, $W_{\rm E}$, which is obtained from the relationship between spectral distribution of energy from the source and spectral response of the LASCR. The ratio $W_{\rm E}/W$ is also the ratio $H_{\rm E}/H$ shown in the Table. The conversion factor from photometric to radiometric effective value is given by the ratio $H_{\rm E}/E$.

SOURCE	Emitted Flux Density*			Color Temp.	Effectiveness*	
	W (mw/cm²)	L (Footlamberts)	W _E (effective) (mw/cm ²)	CT(°K)	HE/E	H _E /E (mw/cm ² /fc)
Candle Flame	104	3 x 10 ³	700	2000	.07	.065
Sun	4.5 x 10 ⁶	4.5 x 10 ⁸	2.8 x 10 ⁶	5800	.5	.003
Tungsten Lamps Miniature (evacuated)	6 x 10 ⁴	6 x 10 ⁵	1.3 x 10 ⁴	2500	.22	.022
Standard (gas filled)	1.3 x 10 ⁵	2.5 x 10 ⁶	3.8 x 10 ⁴	2900	.29	.013
Standard (frosted 100W)	2.6 x 10 ⁸	5 x 10 ⁴	7.5 x 10 ²	2900	.29	.013
Photo	2.5 x 10 ⁵	9 x 10 ⁶	9 x 10 ⁴	3400	.35	.009
Neon (NE-2 at 1 ma)	8x10-2	V-Hassin 1	6 x 10 ⁻²	S POTE	.75	militari
Fluorescent (Daylight 40W)	30	2 x 10 ⁸	12		.4	.006
Xenon Flash (450 V, 10 ws)	1.2 x 10 ⁷	1 x 10 ⁹	6 x 10 ⁸	di i i	.5	.006
Solid State Lamp Continuous Operation	0.5-570	0	0.5-570	DRV	1	osigners
Solid State Lamp Pulsed Operation	20-55 x 10 ⁸	0	20-55 x 10 ⁸		1	Bull Blow

*Approximate Values

FIGURE 14.22 TYPICAL CHARACTERISTICS OF SOURCES

It is interesting to note that although $H_{\rm E}/H$ is high for the neon lamp, the extremely low emittance in normal operation of this lamp means that the lamp must be heavily over-driven to obtain enough energy to trigger the LASCR. Another interesting point is the similarity in $W_{\rm E}$ between a candle flame and a 100 watt frosted incandescent lamp, when compared with the large difference in luminous emittances. The highest effective radiant emittance is found in the

xenon flash lamp because of its high power density and concentration of energy around the response band of silicon.

14.5 APPLICATIONS

14.5.1 Light Activated DC and AC Relays

The combination of an LASCR or a LASCS with a lamp is close to being the semiconductor analog of an electromechanical relay. This combination offers complete electrical isolation between input and output and an excellent current carrying capability. These are two characteristics that make a relay so useful. In addition, this combination offers the other solid state virtues of long life, microsecond response, freedom from contact bounce and small size. Figures 14.23-14.25 depict some basic LASCR relay configurations. Figure 14.23 shows the LASCR used with a DC power supply. If the LASCR is off and the lamp is not energized, the load will see what appears to be an open circuit. When the input lamp is energized, the LASCR will switch into conduction so that there is approximately 1 volt drop across it. When the lamp is shut off, the LASCR will remain latched on and must be reset externally by S₁. The tungsten lamp (TL) can be replaced by a solid state lamp which is able to apply light to the sensing device a few nanoseconds after it is forward biased. See Section 14.6, Circuits for Light Emitting Devices.




FIGURE 14.23 DC LATCHING RELAY

Figure 14.24 shows the same circuit with an AC power supply. Since the LASCR will not conduct when its anode is negative with respect to the cathode, the current through the load will be halfwave rectified. The current through the load will flow only when the lamp is energized. The LASCR will reset during the negative half of the AC cycle. The free-wheeling diode shown in this circuit is used with inductive loads, such as relays or solenoids, to provide a smoother load current and reduce chattering.




FIGURE 14.24 AC NON LATCHING RELAY

A nonlatching circuit for driving DC loads is shown in Figure 14.25. In this circuit fullwave rectified AC is applied to the LASCR and the load. The LASCR will reset when the voltage applied to the load goes to zero. This circuit is therefore nonlatching. Care should be taken when using this circuit since difficulty in LASCR commutation may be encountered. By placing the load in the alternate position shown, full wave AC power will be applied to it when the lamp is energized. An alternate method of driving an AC load is shown in Figure 14.25. The electrical isolation of the optical coupling allows the two LASCR's to be used in the inverse-parallel connection. A possible difficulty with this circuit is that a light level between the sensitivity of the two devices may cause one device to turn on and not the other thereby causing a DC component of current to flow through the load. This difficulty could be solved by using sufficiently high light levels to guarantee triggering of both devices.




FIGURE 14.25 LASCR RELAY CONFIGURATIONS

14.5.2 Triggering Higher Power SCR's by Light

The power handling ability of any of the preceding circuits may be increased by using the LASCR or LASCS as a gate amplifier to trigger a larger SCR (Figure 14.26(a)). Repositioning the light sensitive device with respect to the driven SCR (Figure 14.26(b)) converts the circuit into the equivalent of a normally closed relay contact. This is a useful configuration in many monitoring and alarm circuits requiring the load to be energized in the absence of light.




FIGURE 14.26 TRIGGERING HIGH CURRENT SCR'S

If the voltage applied to the load and the LASCR is greater than the voltage rating of the LASCR, an LASCS or an LASCR or a light sensitive transistor can be used to trigger a higher voltage SCR. The




FIGURE 14.27 USE OF LASCR TO TRIGGER HIGHER POWER SCR'S

circuit for doing this is shown in Figure 14.27. If DC power is used (or if AC power and a pulsed light), the capacitor indicated will allow larger resistance values to be used for resistors R1 and R2 by furnishing the necessary trigger current pulse for the SCR. If AC power is used, when a steady light is applied to the light sensitive device, a charge cannot build up on the capacitor so that it does not aid triggering. In this case R1 must be small enough to provide adequate trigger current for the SCR and large enough so that the gate current rating of the SCR is not exceeded. R2 determines the required breakdown voltage of light sensitive devices.

14.5.3 Light Activated Triac Applications

The combination of light sensitive devices with power semiconductors opens a wide new area of very useful circuits. Figure 14.28 shows a normally closed relay. When AC is applied to the input terminal and no light is directed toward the light sensitive device (high impedance), the voltage on capacitor C_1 will rise until breakover of ST-2 (32 V) is reached and triac Q_1 will trigger applying AC to the load. This will be repeated on each half cycle.





FIGURE 14.28 NORMALLY CLOSED AC RELAY

Directing light toward the light sensing device will switch it into the on-state, shorting both polarities of voltage across C_1 , allowing Q_1 to turn off.

Figure 14.29 shows a normally open relay. This circuit is basically the same as Figure 14.28 except that an additional transistor, Q_2 , is used as an inverting stage.



(a) With LASCR

(b) With Light Activated Darlington Amplifier

FIGURE 14.29 NORMALLY OPEN AC RELAY

14.5.4 OPTO Isolated Zero Voltage Solid State Relay

The evolution of the optoelectric coupler has made it feasible to design a completely solid state relay. A solid state relay can perform the same function as the original electro-mechanical relay and can provide solid state reliability, zero voltage switching and links integrated circuit control to the power line.

A zero voltage switching solid state relay is a combination of four functions: an input circuit, an isolation element, a zero voltage switching trigger and a power switch.




Figure 14.30 Zero Voltage Switching Solid State Relay

A reliable solid state relay design incorporates the correct choice of components and a careful consideration of the system to be interfaced. There are a variety of circuit configurations which are possible, each with its own advantages and disadvantages.

Illustrated are two simple circuits providing zero voltage switching. These circuits are used to provide full wave control and trigger the triac power switch. If input current is provided during the time the AC voltage is between 0 and 7V, the SCR will turn-on. But, if the AC voltage has risen above 7.5V and the input signal is then applied, the transistor, Q_1 , will be biased to the "on" state and will hold the SCR and, consequently, the relay "off," until the next zero crossing.





Figure 14.31 Normally Open, Two Terminal, Zero Voltage Switching Trigger Circuits

14.5.5 Light Activated Integrated Circuit Phase Control

Figure 14.32 shows a typical circuit where a GEL301 integrated circuit controls the phase angle at which Q_1 triggers, thereby varying power to the load. The ratio of $R_{\rm A}$ to $R_{\rm B}$ determines the triggering angle of the triac, Q_1 . (See also Chapter 9.)






FIGURE 14.32 LIGHT ACTIVATED INTEGRATED CIRCUIT PHASE CONTROL

14.5.6 Series Connection of SCR's Triggered by Light (Light Activated High Voltage Switch)

For triggering very high voltage loads, series connections of SCR's are used. The circuit shown in Figure 14.33 illustrates how the electrical isolation of the LASCR can be used to good advantage. This circuit is capable of blocking voltages equal to the sum of the voltage ratings of the five SCR's. See Chapter 6 and Reference 10.




FIGURE 14.33 USE OF LASCR'S TO TRIGGER SERIES CONNECTED SCR'S

14.5.7 Light Activated Logic Circuits

The binary nature of the LASCR makes them ideal elements for use in opto-electronic logic circuitry. Figure 14.34 illustrates some of the common logic functions that can be implemented with these devices.




FIGURE 14.34 OPTOELECTRONIC LOGIC CIRCUITS

14.5.8 Light Activated Astable Circuits

The circuits in Figure 14.35 and 14.36 are light triggered single shots. In Figure 14.35, the unijunction transistor triggers approximately .6 sec after a pulse of light turns on the LASCR. If the pulse of light has ended, the LASCR will turn off. If the light is still on the unijunction will operate as a relaxation oscillator. It will turn the LASCR off the first time it fires after the light is removed. When the LASCR is off, the high resistance in series with the capacitor prevents the unijunction from oscillating.




FIGURE 14.35 SELF CLEARING SINGLE SHOT

In the circuit shown in Figure 14.36, with no light applied to the LASCR, the 3N81 silicon controlled switch is in the conducting state. When a short pulse of light is applied to the LASCR, it is turned on and the SCS is commutated off through the one microfarad capacitor. At the same time, the voltage at the junction of the four microfarad capacitor and the 220k resistor is pulled negative. This voltage gradually goes positive due to the charging action of the 220k resistor. After approximately .6 of a second the SCS is turned on. This in turn commutates off the LASCR.

This circuit is useful for detecting the presence of pulses of light that last longer than some minimum time. If the pulses last longer than 0.6 sec, the LASCR will remain in the conducting state.




FIGURE 14.36 SINGLE SHOT AND PULSE WIDTH SENSOR

14.5.9 Light Interruption Detector

When the light incident on the LASCR in Figure 14.37 is interrupted, this allows the voltage at the anode to the 2N4990 unilateral switch to go positive on the next positive cycle of the power and trigger the switch and the C230 SCR when the switching voltage of the unilateral switch is reached. This will cause the load to be energized for as long as light is not incident on the LASCR.




FIGURE 14.37 LIGHT INTERRUPTION DETECTOR

The unilateral switch allows higher power SCR's with their higher gate triggering currents to be used while holding the power in the $18k\Omega$ resistor to a reasonable value. The charge in the capacitor provides a pulse of current adequate to trigger high current SCR's.

14.5.10 Higher Sensitivity Light Detectors

The 2N5777 phototransistor and a unijunction transistor in combination allow much lower levels of light to be detected. Figure 14.38 shows how this can be done. In Figure 14.38(a) when the phototransistor has light incident upon it, the unijunction will oscillate as a relaxation oscillator. Since its frequency is considerably higher than 60 Hz, the C106 SCR is turned on early in the positive half of every cycle. The circuit in Figure 14.38(b) energizes the load when light is




FIGURE 14.38 HIGHER SENSITIVITY CIRCUITS

removed from the phototransistor. In this circuit when the phototransistor is dark, the unijunction operates as a relaxation oscillator and energizes the load on positive half cycles.

14.5.11 "Slave" Electronic Flash

There is a need, in the photographic industry, for a fast photosensitive switch capable of triggering the "slave" flash units used extensively in multiple-light-source high speed photography. Figure 14.39 shows how an industry-standard flashgun circuit can be modified with an LASCR to serve as a fast acting slave unit. With switch S₁ closed, capacitor C₁ charges to 300 volts through R₁, and capacitor C₂, charges to approximately 200 volts through R2 and R3. When the master flashgun fires (triggered by the flash contacts on the camera) its light output triggers LASCR₁, which then discharges capacitor C₂ into the primary winding of transformer T1. Its secondary puts out a high voltage pulse to trigger the flashtube. The flashtube discharges capacitor C₁, while the resonant action between C₂ and T₁ reverse biases LASCR₁ for positive turn-off. With the intense instantaneous light energy available from present-day electronic flash units, the speed of response of the LASCR is easily in the low microsecond region, leading to perfect synchronization between master and slave.

High levels of ambient light can also trigger the LASCR when a resistor is used between gate and cathode. Although this resistance could be made adjustable to compensate for ambient light, the best solution is to use an inductance (at least one henry) which will appear as a low impedance to ambient light and as a very high impedance to a flash.




FIGURE 14.39 SLAVE FLASH

14.5.12 Light Activated Motor Control

Light sensing devices can be used to perform the switching function in a reversible motor control circuit. In this case S_1 has to be used to reset the circuit.

Figure 14.40 shows such a light activated control where the light is used to control the direction of rotation of a balanced winding permanent split capacitor motor through two triacs.




FIGURE 14.40 REVERSING INDUCTION-MOTOR DRIVE

The transformer T_1 is selected to have a dc secondary voltage V_1 between 6 to 24 volts.

$$R_1 = R_2 = \frac{V_1}{I_{Gate 1}} = \frac{V_1}{I_{Gate 2}} = \frac{V_1}{100 \text{ ma}}$$
 $R_5 \approx 10 \text{ ohms}$

Whenever light is directed toward LASCR₁, triac 1 would be triggered, turning the motor into one direction. Removing the light from LASCR₁ and directing it toward LASCR₂ would turn off triac 1 and turn on triac 2 which will reverse the direction of the motor.

LASCR $_1$ and LASCR $_2$ could be replaced by LASCS or by light sensitive transistors but maximum current rating for the transistor should be considered. The triacs must have voltage ratings at least equal to the capacitor voltage rating (usually 1.5 to 2.5 times peak line voltage).

14.6 CIRCUITS FOR LIGHT EMITTING DEVICES

Designing power supplies for light emitting devices requires the understanding of how the wave shapes of the supply influence the irradiance, H, of light emitting devices.

^{*}Measurement was made with the A14 diode in series.




FIGURE 14.41 DEPENDENCE OF IRRADIANCE OF LIGHT EMITTING DEVICES FROM INPUT WAVEFORMS

The irradiance H in the above table was measured on a GE #1813 light bulb (14.4 volts; 0.1 amp; \approx 0.86 CP). \triangle H maximum will be larger for smaller, lower mass filament bulbs and will be smaller for larger bulbs. If \triangle H, the irradiance change as shown in the table, cannot be tolerated, filtered dc supplies should be used.

14.6.1 Low Loss Brightness Control

A circuit which changes average value of the DC supply voltage on the light emitting device is shown in Figure 14.42. Because of the high switching frequency the tungsten lamp will have an almost continuous adjustable light output between 0 and 100%. If a light emitting diode is used as the emitting device, the irradiance will be in phase with the applied current pulses and will decrease to zero when the supply current is zero.




FIGURE 14.42 LOW LOSS BRIGHTNESS CONTROL

In this circuit the PUT is used as an oscillator; the time constant and resultant frequency are determined by $(R_3 + R_4) \times C_1$. Every time Q_1 fires, Q_2 will be forward biased, driving Q_3 into saturation and applying the battery voltage to the light bulb.

14.6.2 Current Limiting Circuits

To protect light emitting devices from damaging current levels, different types of limiting circuits are used.




FIGURE 14.43 SIMPLE CURRENT LIMITER

A simple form of current limiter is shown in Figure 14.43. At low currents Q_1 is forward biased applying the full power supply voltage to the load. When $I_1 \cdot R_1 \approx V_{CR1}$, Q_1 will come out of saturation and limit lamp current to this value.

A more effective current limiter is shown in Figure 14.44. When the voltage drop across R_1 is greater than the base threshold voltage of Q_2 , Q_2 will begin to conduct, divert base drive from Q_1 and Q_1 will limit the output current.





FIGURE 14.44 HIGHER PERFORMANCE CURRENT LIMITER

14.6.3 Impulse Circuits for Light Emitters

Because infrared emitting diodes have very low emission levels when continuously forward biased, a very popular method is to use them in a pulsed mode. Current levels can be many times higher than the continuous current without exceeding the average power.

A low current pulser can be very easily built with unijunction transistors of the same type used for SCR triggering circuits. More information on these circuits can be found in Chapter 4.



- (a) Pulser With Unijunction
- (b) Pulser With Complementary (c) Pulser With Programmable Unijunction Transistor Unijunction Transistor

FIGURE 14.45 UNIJUNCTION TRANSISTOR PULSE GENERATORS

Pulse circuits for higher current levels can be designed by using SCR's which are ideal devices for such applications.




FIGURE 14.46 HIGH CURRENT PULSE GENERATOR

In Figure 14.46 capacitor C_1 is charged through R_1 and discharged through SCR_1 when the SCR is triggered. The limiting factor of this circuit is the holding current of SCR_1 which determines the smallest value for R_1 ,

$$R_{1_{\min}} = \frac{E_{1_{\max}}}{I_{H_{\min}}}$$

Because the recharge cycle is long (five times $R_1 \cdot C_1$) this circuit is limited to low frequencies if large capacitors are used. Much higher frequencies can be obtained when a fast charging path for C_1 is added to the above circuit as in Figure 14.47. R_1 supplies Q_1 with base drive,




FIGURE 14.47 HIGH CURRENT HIGH FREQUENCY PULSE GENERATOR

turning Q_1 on. Current into the capacitor is limited by R_3 . After C_1 is charged and SCR_1 is fired, CR_1 is forward biased and as long as CR_1 is conducting, the base of Q_1 is at a lower potential than the emitter. Assuming $V_8/R_1 <$ holding current of SCR_1 , SCR_1 will turn off and the cycle will repeat.

REFERENCES

- 1. The Light Activated SCR, E.K. Howell, Application Note 200.34, General Electric Company, Syracuse, N. Y.
- 2. Series Operation of Silicon Controlled Rectifiers, J. C. Hey, Application Note 200.40, General Electric Company, Syracuse, N. Y.
- A Bilateral Analog FET Optocoupler, R.I.C. Chen and W.H. Sahm, IEEE Paper #0098-3063/78/0300-0247 \$00.75, June 1978.
- Solid-State Optoelectronics in '69, R. E. Koeper, Electronic Design News, February 1969.
- 5. A Course on Opto Electronics, Jack Hickey, et al, The Electronic Engineer, July, August, September 1970.
- Simple Circuit Gives Fast, High Current Pulses to Drive a GaAa Laser Pulser, J. R. Frattarola, Ideas For Design, Electronic Design, December 1967.
- 7. Physics of Semiconductor Devices, S. M. Sze, Wiley Interscience 1969, pp. 625-730.
- 8. Optical Engineering Handbook, J. A. Manro, Editor, General Electric Company, Ordnance Department, Pittsfield, Mass.
- Optoelectronics, Pub. Number 451.135 General Electric Co., Auburn, N.Y.
- 10. Flashtube Data Manual, Photo Lamp Department #281, General Electric Company, Nela Park, Cleveland, Ohio.

15

PROTECTING THE THYRISTOR AGAINST OVERLOADS AND FAULTS

Satisfactory operation of thyristor circuits and the equipment in which they operate often depends heavily on the ability of the system to survive unusual overcurrent conditions. One obvious answer to this requirement, not usually an economical one, although one that is becoming more reasonable with the decreasing costs of semiconductors, is to design the system to withstand the worst fault currents on a steady-state basis. This requires semiconductors and associated components that are rated many times the normal load requirements. Where this approach is not possible because of economics or other factors, an adequate overcurrent protective system is usually used.

15.1 WHY PROTECTION?

The functions of an overcurrent protective system are any or all of the following:

 To limit the duration of overloads and the frequency of application of overloads.

2. To limit the duration and magnitude of short circuits.

3. To limit the duration and magnitude of fault current due to shorted semiconductor cells.¹

The objective of these functions is to safeguard not only semiconductor components but also the associated electrical devices and buswork in the equipment from excessive heating and magnetic stresses. The trend toward high capacity systems feeding electronic converter equipment often results in extremely high available fault currents. Since both heating and magnetic stresses in linear circuit elements respond to the square of the current, the importance of adequate protection in "stiff" systems is self-evident.

Elaborating on function No. 3 above, thyristors as well as diode rectifiers may fail by shorting rather than by opening. In many circuits such a device fault results in a direct short from line to line through the low forward resistance of the good devices in adjacent legs during




FIGURE 15.1 ARROWS INDICATE FLOW OF FAULT CURRENT THROUGH GOOD DEVICE AFTER ADJACENT LEG HAS SHORTED, LOAD RESISTANCE DOES NOT LIMIT CURRENT

at least part of the cycle, as illustrated in Figure 15.1. Under these circumstances, a protective system functions either to shut the entire supply down or to isolate the shorted device in order to permit continuity of operation. This will be discussed at greater length later.

It is difficult to make broad recommendations for overcurrent protection since the concept of satisfactory operation means different levels of reliability in different applications. The selection of a protective system should be based on such individual factors as:

1. The degree of system reliability expected.

- The need or lack of need for continuity of operation if a semiconductor fails.
- 3. Whether or not good semiconductor cells are expendable in the event of a fault.

4. The possibility of load faults.

5. The magnitude and rate of rise of available fault current.

Depending upon the application, these various factors will carry more or less weight. As the investment in semiconductors increases for a specific piece of equipment, or as an increasing number of components in a circuit increases the possibility of a single failure, or as continuity of operation becomes more essential, more elaborate protective systems are justified. On the other hand, in a low-cost circuit where continuity of operation is not absolutely essential, economy type semiconductors may be considered expendable and a branch circuit fuse in the AC line may be all that is needed, or justified, for isolation of the circuit on faults, allowing semiconductor components to fail during the interval until the protection functions. In other designs, the most practical and economical solution may lie in overdesigning the current carrying capability of the semiconductors so that conventional fuses or circuit breakers will protect the semiconductors against such faults.

It is therefore reasonable that each circuit designer rather than the semiconductor component manufacturer decide precisely what level of protection is required for a specified circuit. Once the specific requirements are determined the component manufacturer can recommend means of attaining these specific objectives. This chapter is prepared to assist the circuit designer in determining his protection requirements, and then to select satisfactory means of meeting these requirements.

15.2 OVERCURRENT PROTECTIVE ELEMENTS

The main protective elements can be divided into two general classes. One class consists of those devices which protect by interrupting or preventing current flow, and the other class consists of those elements which limit the magnitude or rate of rise of current flow by virtue of their impedance.

Among the elements in the first class are:

- 1. The AC circuit breaker or fuse which disconnects the entire circuit from the supply.
- The cell fuse or breaker which isolates faulted semiconductor cells.
- Load breakers or fuses which isolate load faults from the equipment or a faulted cell from DC feedback from the load or parallel converter equipments.

4. Current limiting fuses and SCR circuit breakers.

5. Gate blocking of SCR's to interrupt overcurrent.

Internal leads of stud mounted devices may burn open under severe fault currents before regular protective elements function. Prior to leads burning open, the associated junction will have been permanently damaged to a shorted condition. (The internal fusing characteristics of commercial semiconductors are generally not predictable nor reliable enough to be used as protective elements in practical circuits.) Press Pak packages most generally fail short.

Among the elements of the second class which limit magnitude or rate-of-rise of current are:

1. Source impedance.

2. Transformer impedance.

3. Inductance and resistance of the load circuit.

15.3 CO-ORDINATION OF PROTECTIVE ELEMENTS

Depending upon their complexity and the degree of protection desired, converter circuits include one or more of the various interrupting devices listed above. Functioning of these devices must be coordinated with the semiconductor and with each other so that the overall protection objectives are met. Fuses or breakers must interrupt fault currents before semiconductor cells are destroyed. In isolating defective semiconductors from the rest of the equipment, only the fuse or breaker in series with a defective semiconductor cell should open. Other fuses and breakers in the circuit should remain unaffected. On the other hand, when a load fault occurs, main breakers or fuses should function before any of the semiconductor cell-isolating fuses or breakers function. This fault discriminating action is often referred to as selectivity. In addition, the voltage surges developed across semiconductors during operation of protective devices should not exceed the transient reverse voltage rating of these devices. More complex protective systems require meeting additional coordinating criteria. The example of a protection system and its associated coordination chart described later in this discussion illustrates some of the basic principles of coordination for both overloads and stiff short circuits.

The magnitude and waveshape of fault and overload currents vary with the circuit configuration, the type of fault, and the size and location of circuit impedances. Fault currents under various conditions can generally be estimated by analytical means. References 1, 2, and 3 show analytical methods for calculating fault currents for generally encountered rectifier circuits.

For overloads on rectifier or inverter circuits where the current is limited to a value which the semiconductors can withstand for roughly 50 milliseconds, conventional circuit interrupting devices like circuit breakers and fuses can usually be used satisfactorily for protection. This type of overload can be expected where a sizeable filter choke in the load or a "weak" line limits the magnitude or rate of rise of current significantly or where semiconductor components are substantially oversized. By placing the circuit breaker or fuse in the line ahead of the semiconductors, the protective device can be designed to isolate

the entire circuit from the supply source whenever the line current exceeds a predetermined level which approaches the maximum rating of the semiconductors for that duration of fault.

For time intervals greater than approximately 0.001 second after application of a repetitive overload, the thyristor rating for coordination purposes is determined by the methods discussed in Section 3.6. If the overload being considered is of a type that is expected only rarely (no more than 100 times in the life of the equipment), additional semiconductor rating for overload intervals of one second and less can be secured by use of the surge curve and I²t rating for the specific

device being considered.

The surge characteristic is expressed as the peak value of a halfsine wave of current versus the number of cycles that the semiconductor can handle this surge concurrent with its maximum voltage, current, and junction temperature ratings. In circuits that do not impose a half-sine wave of fault current on the semiconductors, the surge curve can be converted into current values that represent the particular waveshape being encountered.4 The surge curve for the semiconductor can be converted to different waveshapes or different frequencies in an approximate, yet conservative, manner for this time range by maintaining equipment RMS values of current for a specific time interval. For example, the peak half-sine wave surge current rating of the C35 SCR for 10 cycles on a 60 Hz base is shown on the spec sheet to be 88 amperes. For a half-sine waveshape, the RMS value of current over the complete cycle is one-half the peak value, or 44 amperes. To convert this to average cell current in a three-phase bridge feeding an inductive load (120-degree conduction angle), divide this RMS value by $\sqrt{3}$. $(44 \div \sqrt{3} = 25.4 \text{ amps})$. To determine the total load current rating for a bridge using this cell, multiply the average cell current by 3. $(25.4 \times 3 = 76.2 \text{ amps})$.

15.4 PROTECTING CIRCUITS OPERATING ON STIFF POWER SYSTEMS

Conventional circuit breakers and fuses can be designed to provide adequate protection when fault currents are limited by circuit impedance to values within the semiconductor ratings up to the time when these protective devices can function. However, circuits requiring good voltage regulation or high efficiency will usually not tolerate high enough values of series impedance to limit fault currents to such low values unless substantially oversized semiconductors are used. When a fault occurs in a circuit without current limiting impedance, current will develop in a shape similar to the dashed line in Figure 15.2. Its rate of rise is limited by the inductance inherent in even the stiffest practical systems. If the peak available current substantially exceeds the semiconductor ratings, and if it is permitted to flow in the circuit, the semiconductor would be destroyed before the current reaches this first peak. Conventional circuit breakers and fuses will not function quickly enough. Instead, "current limiting" fuses which melt extremely fast at high levels of current are used. Alternately, "electronic circuit breakers" of the type discussed in Section 8.8 can be designed for this purpose.




FIGURE 15.2 LIMITING ACTION OF CURRENT LIMITING FUSE

15.4.1 The Current Limiting Fuse

The terms "current-limiting" fuse applies to a fuse which, when used within its current-limiting ratings, limits the peak let-through current to a value lower than that which would overwise flow in the circuit. The action of a typical current limiting fuse is indicated in Figure 15.2. Melting of the fuse occurs at point A. Depending on the fuse design and the circuit, the current may continue to rise somewhat further to point B, the peak let-through current. Beyond this point the impedance of the arcing fuse forces the fault current down to zero at some point C.

The interruption ratings become very important when applying fuses to power systems having high fault current capability. A fuse with an interruptive rating less than the fault capability of the system at the location of the fuse may not be able to interrupt a short circuit within its clearing I²t and peak let-through rating, resulting in damage to the power semiconductor it is protecting.

It becomes obvious that time and current are the controlling factors in the function of fuses, and the time-current let-through characteristics of the fuse must conform to the time-current rating of the SCR the fuse is protecting. References 4, 5, 6 and 7 discuss in detail the behavior and characteristics of current limiting fuses based on specified conditions of physical surroundings, circuit parameters and fuse design. A practical method of coordinating fuse characteristics to that of SCR's under specified conditions^{7,8} is discussed in the following section.

15.4.2 Fuse-SCR Coordination in AC Circuit

Before setting down a set of logical design steps let's look at a typical fuse-SCR circuit (Figure 15.3) in order to define terms and become acquainted with typical waveshapes. Assume a fault across




FIGURE 15.3 TYPICAL FUSE-SCR CIRCUIT

the load impedance $Z_{\rm LO}$. In Figure 15.4 this fault is shown taking place close to the instant of peak source voltage. This is the most stringent condition for the fuse to interrupt under large prospective fault current conditions and high circuit X/R ratios.




FIGURE 15.4 CIRCUIT WAVEFORM OF FIGURE 15.3 UNDER STEADY STATE & TYPICAL TRANSIENT FAULT CONDITIONS

X/R ratio as used here refers to the ratio of the series reactive to resistive elements of the circuit when shorted. Since the series reactive component in power circuits is nearly always inductive, the ratio of X/R is a relative measure of the energy a circuit can store.

Since this energy must be absorbed by the fuse in its arcing phase it serves as an indication of the severity of the current quenching duty placed upon the fuse. Figure 15.5 shows a close-up of the fuse action shown in Figure 15.4.




FIGURE 15.5 CIRCUIT WAVEFORMS DURING FUSE CLEARING INTERVAL

The fuse current waveform is typically triangular in shape with an effective pulse width of t_c seconds and a peak of $\hat{1}$ amperes. It is important to note that t_c can vary from less than ½ ms to greater than 8 ms in 60 Hz circuits, while the variation in $\hat{1}$ is typically from 10 to 100 times fuse RMS rating. $\hat{1}$ and t_c are the parameters that determine the destructive effects of the short circuit current, both on the semiconductor and on other circuit components.

15.4.2.1 Fuse Ratings

Fuse manufacturers generally give only the following data:

- Values of I²t at different RMS circuit voltages and prospective fault currents
- Peak let-through current curves vs RMS prospective current

Melting time vs RMS current curves

The latter curve's time values shouldn't be confused with $t_{\rm c}$ since the values given for melting time rarely extend below 10 ms and the time values are for melting time only—not complete fuse clearing time. Thus, these curves are not very useful for short circuit current evaluation of fuse behavior. They are valuable only for long term fuse overload conditions.

Figures 15.6 and 15.7 show typical fuse performance in a 480 V circuit. These two curves when taken together characterize the fuse as a function of the circuit parameters, $V_{\rm SOURCE}$ and $I_{\rm p}$. For a given $I_{\rm p}$, $t_{\rm c}$ can be found by solving Equation 15.3.

$$t_{\rm e} = \frac{3\,({\rm I}^2t)}{{\rm I}^2}$$

Both $\hat{\mathbf{1}}$ and \mathbf{t}_{e} as a function of circuit parameters can be found from the fuse manufacturer's data.




FIGURE 15.6 FUSE PERFORMANCE IN 480 V RMS CIRCUIT




FIGURE 15.7 FUSE PERFORMANCE IN A 480 V RMS CIRCUIT

Figure 15.9 is provided to aid in the conversion of data from the format consisting of Figures 15.6 and 15.7 to 15.8 which provides a common basis of comparing SCR capability with fuse let-through performance.




FIGURE 15.8 FUSE-SCR APPLICATION CHART. THE FUSE PORTION OF THE CHART IS DERIVED FROM FIGS. 15.6 AND 15.7 AND THE NOMOGRAPH SHOWN IN FIG. 9. TABLE 1 SHOWS THE DERIVATION PROCEDURE FOR THE 16 A FUSE LINE





FIGURE 15.10 I2t AND I VS PULSE WIDTH FOR A 35 A RMS SCR



Fuse circuit definitions

t_m Fuse melting time t_A Fuse arcing time

 $\begin{array}{ll} t_c & t_m + t_A \text{ fuse clearing time} \\ \hat{1} & \text{Peak instantaneous fuse let-through current} \end{array}$

$$\hat{1} = \sqrt{2} \frac{V_{\text{source}}}{Z_{\text{s}} + Z_{\text{L}}} \tag{15.1}$$

Maximum symmetrical rms circuit fault current Abbreviated prospective current

VA Peak fuse arc voltage

Instantaneous fuse current

see are voltage aneous fuse current
$$I^{2}t_{c} = \int_{t_{o}}^{t_{o}} + t_{c}$$

$$I^{2}t_{c} = \int_{t_{o}}^{t_{o}} i^{2}_{f} dt = clearing I^{2}t$$
 (15.2)

$$=\mathrm{I}^2t_m+\mathrm{I}^2t_A$$

= $(\hat{1}^2/3)$ t_c for a triangular waveform Note: I as used in I2tc is a rms current value.

For a triangular waveform:

$$I^{2}t = \frac{\hat{1}^{2}t_{c}}{3} \tag{15.3a}$$

And for a half sinusoidal waveform:

$$I^{2}t = \frac{\hat{1}^{2}t_{c}}{2} \tag{15.3b}$$

$$\hat{\mathbf{I}} = \sqrt{2 \frac{(\mathbf{I}^2 \mathbf{t})}{\mathbf{t}_c}}^* \tag{15.4}$$

*sinusoidal waveform I2t value

Available fault current symmetrical RMS (Prospective current I_p) in kA

1 278 28	N	0.5	1	2	5	10	20	50	100
1) From Figure 15.6	I2t (A2s)	52	55	60	65	70	77	85	90
2) From Figure 15.7	Î _I (kA)	0.21	0.265	0.34	0.47	0.6	0.79	1.1	1.3
3) Data from 1, 2 above using Figure 15.9	t _e (ms)	3.5	2.5	1.6	0.9	0.58	0.37	0.21	0.16

Fuse data conversion from manufacturer's data sheet to fuse-SCR application chart. 480 V circuit voltage, 16 A fuse.

TABLE I

A list of fuse manufacturers supplying current limiting fuses is given in Table II.

General Electric Company Power Systems Management Department 6901 Elmwood Avenue Philadelphia, Pennsylvania 19142 Bussmann Manufacturing Division McGraw-Edison Company St. Louis, Missouri 63100

Chase-Shawmut Company
347 Merrimac Street
Newburyport, Massachusetts
01950
English Electric Corporation
One Park Avenue
New York, New York 10016
Carbone-Ferraz Inc.
P. O. Box 324 (Elm Street)
Rockaway, New Jersey 07866

15.4.2.2 SCR Rating For Fuse Application

SCR rating data for use with fuses is provided by means of subcycle surge curves as discussed in Section 3.5.5 and shown in Figures 3.8 and 15.10. Note the curves are provided for half sinusoidal pulse waveshapes for testing convenience. Since the fuse let-through current waveshape is triangular the designer must account for the difference in waveshape upon SCR surge capability. From test results and analytical studies it has been shown that matching SCR peak current capability with that of the fuse let-through capability provides a conservative basis for SCR protection by means of current limiting fuses. Use of I²t provides a gross error if matched directly. That is: an SCR can typically withstand a current surge having a sinusoidal waveshape I²t value that is 150% higher than that of a triangular current surge waveshape of the same pulse base width.

15.4.2.3 Selecting a Fuse For SCR Protection

Fuse selection is simplified by plotting SCR sub-cycle peak current capability (obtained directly from the SCR data sheet), directly over a family of fuse characteristics (for the given circuit voltage conditions) as shown in Figure 15.8; [formerly the RMS current was given. (If using an old data sheet convert RMS to peak current prior to plotting.)] A fuse current rating is then selected such that the SCR rating curve exceeds that of the fuse let-through current rating curve under worst case circuit prospective current conditions.

The reason for showing the semiconductor curves dotted below 1 ms results from a lack of vigorous test data on the semiconductor's short term surge capability in the 100 to $1000\mu s$ range. It is known that due to di/dt restrictions, peak current capability of an SCR is reduced below approximately $100\mu s$ pulse width. Until firm test data is available, use discretion in this range.

Worked Example

Referring to Figure 15.3 assume

- 1. The source transformer is rated 100 KVA with 5% short circuit impedance.
- 2. To select a fuse/SCR combination in a 480 volt RMS circuit with a 20 ampere RMS load. The fuse must be able to protect the SCR in case of a fault occurring across the load.

Design Steps

- Choose the SCR. Based upon voltage and current considerations a C137 is chosen with a case temperature of 90°C at 9 amperes average per SCR to deliver a 20 ampere RMS load current.
- 2. Obtain Figure 15.8 information from fuse manufacturer or plot from manufacturer's data of the form shown in Figures 15.6 and 15.7.
- Superimpose on it the C137 sub-cycle surge current data derived from SCR data sheet.
- 4. Calculate the maximum RMS symmetrical available short circuit (prospective) current assuming that the transformer react-

ance is the only available short circuit impedance

$$I_{A} = \frac{KVA}{P.U.~Impedance~\times~KV} = \frac{100}{(.05)~(.480)} \cong 4.2~KA$$

5. Select the fuse. The fuse current rating must be greater than the load current but must limit the maximum let-through current to a value below the sub-cycle surge current capability of the SCR. In this case a fuse rating of 25 amperes will properly protect the SCR.

Check fuse manufacturer's data to determine fuse arcing voltage. In many circuits it should not exceed the SCR's rated voltage as SCR's adjacent to the device being protected may

be called upon to block the fuse arcing voltage.

7. To avoid nuisance fuse blowing mount the fuse such that the SCR does not contribute to fuse heating. Provide thermal isolation by providing adequate distance between SCR connections and that of the fuse.

15.4.3 Fuse-SCR Coordination in DC Circuits

The fundamental problem in applying fuses for the protection of SCR's in either AC or DC circuits is to ensure that the fault let-through energy comes within the withstand capability of the SCR under all circumstances which can arise in service. Protection can only be applied to the extent that the essential parameters and conditions to be met can be identified and specified in the properly related terms. In the case of AC applications, the parameters on which the SCR withstand capability is normally compared to the fuse are:

 Peak let-through current (and thus available current) versus clearing time

2. Clearing I²t (in absence of #1)

3. Applied voltage

4. Power factor

In the case of DC applications, the essential parameters become:

1. Peak let-through current versus clearing time

2. Clearing I2t (in absence of #1)

3. Applied voltage

4. Rate of rise of fault current, di/dt

5. Time constant

The fuse interrupting behavior in AC and DC circuits is essentially different, consequently there is simply no relationship between AC and DC fuse performance. It is therefore necessary for fuse manufacturers to supply separate DC peak let-through current values in relation with fuse clearing time in order to coordinate with the SCR's sub-cycle capability. Figures 15.11 and 15.12 show one manufacturer's method of relating energy, current and time coordination in terms of fuse design and circuit parameters. Based on these figures a fuse-SCR coordination curve, Figure 15.13, can be easily plotted. The DC fuse-SCR coordination curve can be interpreted and applied in a similar way as that of the AC curve discussed in the previous section.




FIGURE 15.11 TIME CURRENT CHARACTERISTIC AND 12t CURVES




FIGURE 15.12 MAXIMUM PEAK LET THROUGH CURRENT CHARACTERISTIC CURVES




FIGURE 15.13 DC FUSE-SCR COORDINATION CURVE

15.5 INTERRUPTED SERVICE TYPE FAULT PROTECTION WITHOUT CURRENT LIMITING IMPEDANCE

By inserting the protective device in the AC lines feeding a semiconductor AC to DC converter, protection can be provided both against DC faults and semiconductor device faults if there is no possibility of DC feed into faults of the semiconductor devices themselves. DC feed into cell faults will occur in single-way circuits when other power sources feed the same DC bus or when the load consists of CEMF types of loads such as motors, capacitors, or batteries. The following is an example of this type of AC line protection in a circuit without current limiting impedance. Upon functioning of the protective system, the circuit is interrupted and shut down.

Worked example: Referring to Figure 15.15

Assume: - 120 V RMS AC supply, 60 Hz.

- Single-phase bridge employing two C35H SCR's for phase control in two legs and two 1N2156 diode rectifiers in the other two legs. See Figure 15.14.
- Maximum continuous load current = 12 amperes.

Choke input filter.

- Line impedance negligible. Peak available fault current in excess of 1000 amperes.
- Maximum ambient = 55°C free convection. Each semiconductor mounted to a 4" x 4" painted copper fin ½6" thick.

Requirements for Protective System:

- Protection system must be capable of protecting




FIGURE 15.14 FAULT PROTECTION CIRCUIT

SCR's and diodes against overloads, DC shorts, and shorting of individual semiconductors. System can be shut down when any of these faults occurs.

Solution:

Since the current rating of the 1N2156 is higher than the C35 both at steady-state and under overload, the protection, if properly coordinated with C35, will be ample for protecting the 1N2156 also. Using the data for a C35 on a 4" x 4" fin given in Figure 3.4 for a C34 (the C35 thermal characteristics are identical to the C34) and the load current rating equation in Figure 3.9(e) which applies for the continuous square wave of current experienced in a single-phase circuit with inductive load.

$$P_{\rm OL} = \frac{125 - 55}{\frac{0.0083}{0.0167} \times 5.1 + \left(1 - \frac{0.0083}{0.0167}\right)0.4 - 0.35 + 0.2}$$

= 27 watts maximum peak heating allowable per SCR on steady-state basis.

From the specifications for the C35, this level of heating will be developed by 18 amperes peak or 9 amperes average load current at 180 degree conduction angle with a rectangular current waveshape. Under inductive load conditions, the maximum steady-state RMS rating of the complete circuit is equal to the peak rating of each SCR = 18 amperes. Assuming that faults and overloads will be superimposed on the steady-state equipment rating of 12 amperes, the semiconductor overload rating can be calculated from Figure 3.9(f).

$$P_{\mathrm{OL}} = \frac{T_{\mathrm{J}} - T_{\mathrm{A}} - P_{\mathrm{CD}} \times R_{\mathrm{\theta}}}{R_{\mathrm{\theta}_{(t)}}} + P_{\mathrm{CD}}$$

For example, for 10 seconds the SCR can dissipate the following power without its junction exceeding 125°C:

$$P_{\rm OL} = \frac{125 - 55 - 8 \times 5.1}{2.2} + 8 = 21.3 \text{ watts/cell}$$

Average current rating per cell = 13.3 amps (from specification sheet).

Rated bridge output current = $2 \times 13.3 = 26.6$ amps RMS.

This point and others calculated by the same means are plotted on the coordination chart of Figure 15.15. Overload ratings achieved by this technique limit junction temperature to 125°C.

For non-recurrent types of overload as typified by accidental short circuits and failure of filter capacitors, the SCR is able to withstand considerably higher overloading as specified in the multi-cycle surge current ratings. A typical point of this kind can be calculated as follows. At 0.1 second, a time which is equivalent to 6 cycles on the surge curve, the peak surge current rating of the C35 is 92 amperes. The RMS bridge rating is $92 \div \sqrt{2} = 65$ amperes. This curve blends into ratings determined from the I²t rating below approximately 50 milliseconds. The I²t rating of the C35 is 75 amps²-sec. At .001 second, the current rating of the SCR is

$$\sqrt{75}$$
 amps²-sec./.001 sec. = 274 amps RMS

Below $\frac{1}{2}$ cycle, the rating of a single SCR and the rating of the bridge are identical. Thus, at .001 second, the bridge is rated 274 amps RMS also.

To afford protection against short circuits of the load and shorted semiconductors in this type of circuit, a current limiting fuse is required. $_{\text{TO 18-AMPS CONT}}$




FIGURE 15.15 CO-ORDINATION CURVE FOR EXAMPLE OF FAULT PROTECTION

15.6 NON-INTERRUPTED SERVICE UPON FAILURE OF SEMICONDUCTOR

In the foregoing discussion and example, the semiconductors are protected against overloads and short circuits of the output and also against the fault currents that occur if another semiconductor in the circuit should short. Protection is afforded by disconnecting the entire

circuit from its supply voltage.

In some types of service such as high reliability military systems and continuous industrial processes, a service interruption due to a semiconductor failure cannot be tolerated regardless of how remote this possibility may be. To maintain service under these conditions requires redundancy of semiconductors and a means of disconnecting faulty cells whenever failure of a semiconductor occurs. It has been observed that, when failures of SCR's have occurred, they could be classified into three main categories:

1. Loss of reverse blocking ability. In rectifier circuits this gener-

ally causes a high fault current to flow.

Loss of off-state blocking ability. In a rectifier circuit, this will generally result in loss of control of output voltage, the SCR remaining in the forward on-state.

3. Failure to fire or switch into the forward conduction state. This will also result in loss of control of output voltage since the SCR will remain in the off-state.

(Conditions 1 and 2 may be combined in a short-circuited device.)

Figures 15.16 and 15.17 suggest two of several possible methods of detecting and isolating defective SCR's from the circuit without interrupting the flow of controlled power to the load. Figure 15.16 illustrates a single-phase centertap phase-controlled power supply in which the SCR's in each leg of the circuit are grouped into pairs of parallel-matched cells. A low value of resistance R is connected in series with each SCR. The value of R is selected to limit fault current through good SCR's if one SCR loses its reverse blocking ability. The contacts of an isolating circuit breaker are connected in series with each pair of SCR's. The trip coil of each breaker or the coil of a pilot relay is connected across the bridge formed by the pair of SCR's and




FIGURE 15.16 PARALLEL SCR PAIRS FOR NON-INTERRUPTED SERVICE




FIGURE 15.17 SERIES SCR PAIRS FOR NON-INTERRUPTED SERVICE

their respective series resistors. When both SCR's of a pair are functioning properly and therefore identically, the instantaneous currents through the SCR's and their series resistors are essentially equal and therefore no current flows through the circuit breaker trip coil. If either SCR in a pair fails in any one or more of the three modes enumerated above, unequal currents will flow for at least part of each cycle through the SCR's. Current will flow through the trip coil associated with that SCR pair, tripping the series circuit breaker and isolating the pair from the main circuit. As long as the remaining SCR's in that leg of the circuit are capable of handling the full load current, the circuit will be capable of continuing operation indefinitely. The circuit breakers can be used to actuate an alarm or annunciator scheme to warn the equipment operator of the failure so that he can replace the faulty SCR during a scheduled maintenance shutdown of the equipment.

The circuit shown in Figure 15.17 is more economical than Figure 15.16 for circuits requiring high output voltages rather than high currents. In this circuit the SCR's are grouped in series-connected pairs for the purpose of handling higher voltages. A resistor R is connected in shunt with each SCR to assist in voltage sharing and to provide in conjunction with the pair of SCR's a bridge across which to connect the circuit breaker trip coil. When both SCR's are functioning properly, only the difference in leakage currents between the two SCR's flows through the trip coil. When either SCR in a pair malfunctions for one of the reasons cited earlier, a substantial current will flow for at least part of the cycle through the trip coil, thus opening the circuit breaker and isolating that pair of SCR's from the circuit. In order that the trip coil will reliably discriminate between the normal leakage balancing current of the SCR's and the unbalance current resulting from a faulty SCR, it may be necessary to reduce the value of each resistor R somewhat below the value otherwise adequate for forcing voltage sharing between the SCR's.

Proper functioning of the type of protection shown in Figures 15.16 and 15.17 requires that:

1. None of the circuit breakers in series with the SCR's should trip on DC overloads or faults. Separate protection in the AC or DC lines should disconnect the load from the supply voltage for this type of fault.

Adequate SCR and circuit breaker capacity should be provided to handle the maximum load current with one of the parallel paths removed from the circuit by operation of a breaker.

3. In isolating a pair of SCR's, the circuit breaker must cut off the current at a slow enough rate so that induced voltage (L di/dt) does not exceed the transient voltage rating of the SCR's in parallel with that pair. If they occur, excessive transients peaks may be reduced to tolerable levels by means of transient suppression techniques. (Refer to Chapter 16.)

15.7 OVERCURRENT PROTECTION USING GATE BLOCKING

In many phase-controlled and inverter type circuits, SCR's and other circuit components can be protected against overcurrent conditions by removing the gate triggering signal from the main power handling SCR's, as soon as excessive current is detected in the circuit. In a phase-controlled system, this will result in fault interruption within one-half cycle after the gate signal has been interrupted since the line voltage reversal will commutate (turn-off) the fault current. In an inverter type of circuit operating from DC without line commutation, the gate signal must be interrupted while the current is still low enough to be commutated by the circuit parameters.

Figure 15.18 illustrates a typical gate blocking circuit as applied to the phase-controlled voltage regulator. Under normal operation UJT Q3 develops triggering pulses which are coupled to the gates of SCR1 and SCR2 through pulse transformer T2. The triggering angle and, therefore, the average load voltage are controlled by the feedback action of the differential amplifier Q1 and Q2 on the pedestal height of the voltage waveform on capacitor C5. The UJT Q4, SCR3, a current-sensing resistor R21, and associated components are added to the basic voltage regulator to provide the overcurrent protection feature.

Normally the voltage on the emitter of Q4 is slightly below the peak point triggering level of the UJT, as set by the "Trip Level Adjust" potentiometer. When an overload occurs, the additional voltage drop across R21 drops the voltage on Base 1 of UJT Q4, thus reducing the critical level of voltage required on the emitter to trigger this UJT. If the overload is sufficiently high, Q4 triggers SCR3 and thereby shorts out through CR9 the interbase power supply to UJT Q3. This locks out Q3 from further triggering of the main SCR's in the regulator. SCR3 remains conducting, and the load voltage remains interrupted until the "Reset" button is depressed.

Similar gate blocking circuits for protective purposes can be devised for other types of thyristor applications where the rate-of-rise of fault current is not excessive and where means for commutating this current are available.

15.8 OVERCURRENT PROTECTION CIRCUIT

When the fault currents due to short circuits may reach destructive proportional levels beyond the "time-current" capability of available fuse to interrupt, in other words, when fuse cannot clear the fault




FIGURE 15.18 PHASE CONTROLLED D.C. POWER SUPPLY WITH OVERCURRENT TRIP

467

current fast enough, a form of electronic crowbar circuit shown in Figure 8.20 can be very useful. When a fault condition develops in the load, the crowbar circuit will shunt away the fault current in a few microseconds for a finite time interval until the interruption of the fault current can be performed by conventional means such as by circuit breaker or fuse.

REFERENCES

- "Protection of Electronic Power Converters," AIEE Subcommittee on Electronic Converter Circuits, New York, 1950.
- "Rectifier Fault Currents," C. C. Herskind, H. L. Kellogg, AIEE Transactions, March 1945.
- "Rectifier Fault Currents II," C. C. Herskind, A. Schmidt, Jr., C. E. Rettig, AIEE Transactions, 1949.
- "Fuse for Semiconductor Protection a Special Breed," M. Goldstein, 1970 IEEE IGA Conference Record, Vol. 70-C1, October 1970.
- "Fuse Protection for Power Thyristors," E. T. Schonhlzer, 1970
 IEEE IGA Conference Record, Vol. 70-C1, October 1970.
- "Application of Fuses for the Protection of Diodes and Thyristors,"
 K. Lerstrup, 1970 IEEE IGA Conference Record, Vol. 70-C1,
 October 1970.
- "Fuse Coordination With Power Semiconductors," F. B. Golden, Paper presented at IEEE International Convention, New York City, 1968.
- 8. "Take the Guesswork Out of Fuse Selection," F. B. Golden, The Electronic Engineer, July 1969.
- "Application of Fuse With Power Semiconductors in Direct Current Circuit," P. C. Jacobs, Jr., 1970 IEEE IGA Conference Record, Vol. 70-C1, October 1970.

16 VOLTAGE TRANSIENTS IN THYRISTOR CIRCUITS

In an SCR controlled power system, in order to fully utilize the SCR's capabilities, it is essential to protect SCR's against effects of overvoltages whether they may be of a transient or long-time duration nature. A good working knowledge of the magnitude and energy content of overvoltage in the system may often spell the difference between success and failure of the application. Any switched energy storage system is a potential source of overvoltage. If the voltage is high enough above the blocking voltage of the SCR, destruction may follow either from energy initially stored in the system or by the fault current which follows as a consequence of the breakover. A number of common voltage transients occur in electrical systems including lighting surge, switching transients from elsewhere in the system, switching transients within the control elements themselves, and regenerative voltages, to name a few. The effects of overvoltages on an SCR can be either degrading or catastrophic. A catastrophic failure usually manifests itself immediately upon the incidence of the overvoltage to the SCR. However, it is also possible for degradation of the SCR to occur causing latent defects resulting in failure at some future time. Consequently, for system reliability as well as economic reasons, it is a good design practice to provide the correct means of preventing possible overvoltages from damaging the SCR's. This can be accomplished by operating SCR's well below their voltage ratings to provide a factor of safety against long time duration overvoltages and by using additional circuit elements to suppress transient overvoltages at the SCR terminals to a safe level.

Because of the profound influence of voltage transients on successful and reliable operation of SCR circuits an understanding of the sources of transient voltages and the means of reducing them is essential. Thoughtful design practices can then achieve optimum and economical use of the ratings of semiconductor components.

16.1 WHERE TO EXPECT VOLTAGE TRANSIENTS^{1,2,3}

In the following discussion transients are considered to be those voltage levels which exceed the normal repetitive peak voltage applied to the semiconductor components. In the more common rectifier circuits operating from an AC source, the repetitive peak reverse voltage (V_{ROM}) applied to the semiconductors is equal to the peak line-to-line voltage feeding the circuit. In inverter circuits and other types of DC switches, the repetitive peak voltage applied to SCR's is a function of the particular circuit and must be analyzed on an individual basis. Either or both forward and reverse voltage may change widely in normal circuit operation as load current, conduction angle, load power factor, etc., are varied.

In general, the effect of transient voltages on SCR's and other thyristors is similar to their effect on conventional silicon rectifier diodes, but it should be kept in mind that a thyristor is capable of acting as a high resistance in the forward direction as well as the reverse. In some instances, this blocking action will prevent transient energy from being delivered to and dissipated in the load unless the thyristor first breaks over in the forward direction.

In addition to random line disturbances such as lightning which have been recorded as high as 5600 volts on a 120-volt residential power line, transient voltages across thyristor circuits may be generated by occurrences such as those described in Figures 16.1 through 16.8. The indicated power semiconductors may be rectifiers, thyristors or a combination of both as shown.




FIGURE 16.1 VOLTAGE TRANSIENT DUE TO INTERRUPTION OF TRANSFORMER




FIGURE 16.2 VOLTAGE TRANSIENT DUE TO ENERGIZING TRANSFORMER PRIMARY

VOLTAGE TRANSIENTS IN THYRISTOR CIRCUITS




FIGURE 16.3 VOLTAGE TRANSIENT DUE TO SWITCHING CIRCUIT WITH INDUCTIVE LOAD ACROSS INPUT




FIGURE 16.4 VOLTAGE TRANSIENT DUE TO LOAD SWITCHING




FIGURE 16.5 VOLTAGE TRANSIENT DUE TO ENERGIZING STEP-DOWN TRANSFORMERS




FIGURE 16.6 CYCLICAL COMMUTATION TRANSIENT DUE TO REVERSE RECOVERY OF SCR'S AND RECTIFIER DIODES




FIGURE 16.7 VOLTAGE TRANSIENT DUE TO DROPPING LOAD FROM EL-TYPE FILTER WITH HIGH L/C RATIO




FIGURE 16.8 OVERVOLTAGE DUE TO REGENERATIVE LOAD

16.2 HOW TO FIND VOLTAGE TRANSIENTS

Sometimes the presence of excessive voltage transients in an SCR control circuit is first suspected because of a rash of semiconductor failures in the prototype equipment in the laboratory. Worse yet, these first symptoms sometimes wait until the first equipment is shipped into the field where operating conditions, may on occasion, differ from the conditions that had been successfully passed in the laboratory. When these failures occur at very light loads or immediately following circuit switching, voltage transients should be suspected as the culprit.

Since the search and measurement for possible voltage transients in a circuit may destroy or at least permanently harm semiconductors in the circuit, the anode supply voltage should be reduced to about ¼ or ½ the normal level initially and then gradually increased as measurements indicate the absence or reduction of transients to levels that the semiconductors can withstand.

AC switching transients are usually worst at no load. Therefore, it may be desirable to test the circuit for this type of transient at no load with semiconductors of a lower current rating substituted for the main devices in order to reduce the cost of components that may be destroyed in the course of the test. Also, the higher blocking resistances of lower current components will aggravate voltage transients and thus will generally make measurements and corrective measures conservative.

16.2.1 Meters

Except for very slow high energy transients, instruments with moving coils as their detecting and indicating means are almost useless in measuring transient voltages because of their high inertia and low input impedance. Of the several transient voltage problems discussed earlier, this type of meter may be useful only in measuring the amplitude of regenerative voltage transients such as those generated by a hoist motor being driven by an overhauling load.

16.2.2 Oscilloscopes

A high speed oscilloscope with long persistence screen is probably the most useful single tool for analysis of voltage transients. For significant results in detecting and measuring all the types of transients that may cause SCR failure, the oscilloscope should have a transient response of at least 0.1 microsecond rise-time and be capable of writing rates in excess of ten million inches per second. Many commercial oscilloscopes meet this specification. A practical screen material is the P11 phosphor. Storage or memory scopes, although handicapped by relatively slow writing speeds and rise-times, are very useful for recording the longer duration types of transients.

For looking at cyclical transients such as those due to reverse recovery effects as discussed in Figure 16.6, the use of a scope is straightforward. In this case, the sweep should be repetitive and synchronized with the power system. However, for nonrecurrent types of transients due to switching, more careful precautions are necessary. The scope should be equipped with a hood, and for visual inspection the room should be darkened if possible and the eyes of the operator permitted to become accustomed to a low light level. For checking the amplitude of voltage transients visually, it is sometimes more effective not to use a horizontal sweep, but to use instead only the vertical deflection of the trace. Thus, the eyes can be focused on the precise part of the scope face where the transients will appear, if and when they occur.

When a sweep is employed, it can be triggered by the transient itself or by some external means such as an extra contact or interlock on the circuit switch which initiates the transient. By this latter means, the sweep can be initiated before the transient occurs and any doubt

about missing an early part of the transient is eliminated.

The objectiveness of studying and measuring non-cyclical types of transients is enhanced if a photographic record is secured in addition to the fleeting image recorded in the mind by the human eye. In many cases, fast film such as Polaroid Type 42, 44, or 47 (exposure index 200, 400, and 3000, respectively) will catch traces that are not perceptible to the eye.

Circuits should be checked for possible destructive voltage transients by connecting the scope input directly across the semiconductor

to be checked.

16.2.3 Peak Recording Instruments

Electronic peak recording instruments with a memory can be very useful in checking for transients when their occurrence is ran-

dom and cannot be predicted.

The ideal voltage measuring equipment for this purpose should indicate amplitude, waveshape and duration, and frequency of occurrence of overvoltages while recording and maintaining this record over long periods of time while unattended. This ideal combination of characteristics is extremely expensive, and difficult if not impossible, to secure in a commercially available instrument.

A simple and easy-to-build instrument of this type is discussed here. The primary features of the transient voltage indicator described

here are its:

1. Accuracy and Sensitivity...2% of "full scale" down to 1 μsecond pulse duration.

High input Impedance . . . 1 megohm shunted by 5 μμf.
 Wide Voltage Range . . . dependent on voltage divider design.


4. Unattended Operation . . . retains record of transient occurrence up to 12 days.

5. Low Cost

 Battery Operation . . . portable, unaffected by line disturbances. Records transients caused by power failures, and maintains reading through power failures. Can be operated above ground potential.

The transient voltage indicator acts as a "go-no-go" type instrument. The user presets a level of voltage on the precision potentiometer dial. If this instantaneous voltage is exceeded, the circuit energizes the indicating lamp which remains lit until the circuit is reset by pushing the reset button.

The electrical circuit shown in Figure 16.9 employs a unijunction transistor, Q1, to compare the input signal with the reference and to actuate the tripping and latching circuits. The unijunction transistor



SCR-GE C220F CONTROLLED RECTIFIER Q_1- GE 2N490 UNIJUNCTION TRANSISTOR Q_2- GE 2N3416 TRANSISTOR CR1-GE DT230H RECTIFIER CR $_2-$ Z4X18B ZENER DIODE, 17-21 V B_1- 22 1/2 VOLT BATTERY, BURGESS 4156 B_2- 1 $^{\prime}$ Z9 VOLT BATTERY, BURGESS 2FBF R_1- 50,000 Ω HELIPOT, SERIES C, 3 TURN R_2- 470 Ω 1/2 WATT R_3- 470 Ω 1/2 WATT R_4- 100 Ω 1/2 WATT

 $R_5-4700\,\Omega$ 1/2 watt $R_6,R_7-47\,\Omega$ 1 watt $R_9-2500\,\Omega$ 1 watt $R_9-2500\,\Omega$ 1 watt, 1 % tolerance $R_{10},R_{11}-499,000\,\Omega$ 1 watt, 1 % tolerance $R_{11}-907\text{TER}-BRUMFIELD$ LATCHING RELAY TYPE KE 17D-12V DC I_1-GE TYPE 49 LAMP BULB, .06A, 2 VOLTS $C_1-100\,MP_D,50V\,DC$ ELECTROLYTIC CAPACITOR GE 76F02LNIOI $C_2-2.0MFD,200V\,DC$ PAPER CAPACITOR GE BAI7B205B $C_3-2000\,MMFD$ MICA CAPACITOR $C_4,C_5-1\,TO\,7.5\,MMF$ CERAMIC TRIMMER CAPACITORS

FIGURE 16.9 CIRCUIT DIAGRAM OF TRANSIENT VOLTAGE INDICATOR

is an ideal device for these functions since it has a very stable firing point and presents a high impedance to signals below its tripping voltage.

The input signal at which the unijunction transistor Q1 trips is set by potentiometer R1. Figure 16.10 shows a calibration chart which




FIGURE 16.10 CALIBRATION CHART FOR TRANSIENT VOLTAGE INDICATOR

defines the input tripping voltage in terms of the potentiometer dial setting. When the unijunction trips, it fires a silicon controlled rectifier SCR, thereby actuating a latching relay LR1 and lighting an indicating lamp I1 in a separate low voltage circuit. At the same time the latching relay de-energizes the tripping circuit from its battery to shut off the controlled rectifier and conserve battery energy.

Depressing the "reset" button energizes the other coil in the latching relay, extinguishing the lamp and readying the circuit for the next trip.

Transistor Q2 in conjunction with reference diode CR2 applies a regulated DC voltage to the unijunction transistor and its bias circuit. Thus battery voltage fluctuation with life do not affect the accuracy of the circuit until the battery voltage drops below the avalanche voltage of CR2.

The voltage signal to be monitored by the equipment is introduced at the coaxial signal input and, depending on the desired voltage range of the instrument, is stepped down by a suitable voltage divider. In this instrument, the signal introduced to the unijunction circuit across resistor R9 is 1/400th of the input voltage, having been stepped down by the RC network consisting of R9, R10, R11, C3, C4, and C5.

Capacitor C2 provides sufficient energy for triggering the SCR. When Q1 triggers, C2 discharges through diode CR1, Q1, and resistor R4.

Tests on the equipment described here showed a maximum error of the dial reading using a 3-turn precision potentiometer that was no greater than 2% of "full scale" for pulses from 1 μ second duration up to pure DC. Thus, with this 2000 volt instrument maximum error was 40 volts. For pulses of shorter duration than 1 μ second, the error increases. At $\frac{1}{2}$ μ second, the maximum error is approximately 5%.

These tests were conducted with a square wave pulse generator furnishing the signal. For peaked voltage waveforms, the instrument reads the voltage level at which the waveform is approximately $\frac{1}{2}$ μ second wide.

While this instrument has accuracy well beyond instruments many times its cost, and is ample for the purpose intended, it is felt that a substantially higher level of accuracy could be incorporated by using more precise components, a more stable voltage supply, and a better optimized voltage divider.

16.2.4 Spark Gaps

For high voltage systems, calibrated sphere spark gaps can be used to measure the crest values of transient voltages. Current through the spark gap after it has broken down should be limited by a non-inductive resistance (at least one ohm per volt of test voltage) in series with the gap on the grounded side. Suitable overcurrent protective devices should be used to interrupt the power follow-through after the voltage surge has passed. In general, the breakdown voltage level for gaps varies significantly with the waveshape of the voltage being measured as well as with many environmental factors.

16.3 SUPPRESSION TECHNIQUES

Three basic approaches can be employed for the suppression of transient overvoltages:

- 1) Series suppression
- 2) Shunt suppression
- 3) Combination of 1 and 2

Functionally, series transient suppressors act as a series impedance which varies from a low resistance under normal operating conditions to a high resistance when a transient appears; shunt transient suppressors appear as an open circuit under normal operating conditions and become a low-impedance shunt path during a transient. Two distinct advantages of using shunt suppressors in comparison with series suppressors are the absence of insertion loss and simplicity of the circuit arrangement. However, since it presents a low impedance to the transient, the shunt suppressor must be able to absorb large amounts of power for a short duration of time under repetitive pulsed conditions.

The most practical method of suppressing voltage transients is the third approach. By utilizing the available circuit inductance together with a properly designed shunt suppressor, a series-shunt suppression network is formed with the combined advantages of series and shunt suppression. Such a technique will be discussed later.

In general, voltage suppressors may be grouped into two distinct categories: suppression components and suppression networks.

16.3.1 Suppression Components^{4,11}

There are many types of voltage suppression components available on the market today. This section will discuss two of the more popular ones applied in SCR controlled power circuits.

16.3.1.1 Polycrystalline Suppressors:

Selenium Thyrectors and Metal Oxide Varistors

Comparable samples of two families of polycrystalline suppressors available to the designer are shown in Figure 16.11. Selenium Thyrectors evolved from selenium diode rectifier technology in the late fifties and early sixties. When arranged in a bipolar configuration by stacking plates of opposite polarity together in a series electrical arrangement the V-I characteristic is as shown in Figure 16.12. While selenium Thyrectors consist of an integral number of plates each having a fixed maximum operating voltage at steady-state conditions as shown on Point A of the curve, General Electric GE-MOVTM Metal Oxide Varistors are fabricated from a ceramic powder by a pressing operation. GE-MOV varistor characteristics depend upon bulk action within the ceramic of the crystal structure. Unlike the selenium suppressor an effective continuous variation of characteristic voltage rating can be achieved by pressing to controlled dimensions (thickness, length, etc.). Similarly to selenium, average power handling capability as well as pulse energy capability is determined by the diameter of the GE-MOV varistor and means used to cool it.

Referring again to Figure 16.12, the slope of the V-I characteristic beyond the maximum rated voltage Point A defines the clamping performance of the suppressor. This slope together with the so-called knee of the linear characteristic is best defined by redrawing the V-I curve on log-log scales as shown in Figure 16.13 where the characteristics of three different families of suppressors plus a resistor are given.

The curves can all be expressed as:

$$I = KV^{\alpha}$$

where K is a device constant

 α is the slope of the curve on log-log scales and is defined as:

$$\alpha = \frac{\text{Log}(I_2/I_1)}{\text{Log}(V_2/V_1)}$$

where

I1 and I2 are taken a decade apart




FIGURE 16.11 TWO FAMILIES OF POLYCRYSTALLINE SUPPRESSORS




FIGURE 16.12 NON-POLARIZED VOLT-CURRENT CHARACTERISTIC OF POLYCRYSTALLINE SUPPRESSORS




FIGURE 16.13 LOG-LOG VOLT/AMPERE CHARACTERISTICS OF COMMON VOLTAGE SUPPRESSORS

Both selenium Thyrectors and GE-MOV® varistors are thus seen to be voltage dependent symmetrical resistors having a high degree of non-linearity. Terminal impedance at voltages lower than nominal are very high while impedance progresses to an extremely low value as voltage is increased to a model's upper range, providing the desired suppressing or clamping function. Thus polycrystalline suppressors provide a means of absorbing transient energy pulses while limiting the rise of transient voltage in the circuit to controlled levels.

An examination of a typical SCR controlled circuit will illustrate the usefulness of such a device. Consider the single phase bridge circuit in Figures 16.1 and 16.2. Transient voltages may result from either switching on or off the primary of the transformer. The voltage applied to the SCR AC terminals is the voltage appearing at the transformer secondary winding. If the transformer magnetizing current is interrupted at its peak, the SCR's may be subjected to a transient voltage up to ten times the normal peak secondary voltage of the transformer (Figure 16.1). On closing the primary circuit at the peak of the voltage wave SCR's may be subjected to a voltage transient double that of the normal peak secondary voltage of the transformer (Figure 16.2).

By connecting a suppressor across the secondary winding of the transformer, the voltage transient appearing at the SCR AC terminals will be limited. In order to assist engineers in selecting the proper suppressor for this application, the following design outline is given:

Suppressor Selection Guide for Transformer Circuit Applications:

- 1. What voltage should be used?
 - a) Determine maximum steady state RMS voltage that will be applied to the suppressor and specify the same or closest

higher rating. For non-sinusoidal voltages, use recurrent peak voltage ratings.

2. What clamping voltage will be obtained?

- a) Determine maximum peak current that will be carried by the suppressor. In transformer circuits this is the peak magnetizing current (i_M) X transformer turns ratio. For most cases assume $i_M = I_E \times \sqrt{2}$ where $I_E =$ exciting current which is the no load RMS input current read at max. RMS design voltage. Check to see that i_M does not exceed rated peak current value of suppressor chosen.
- b) Using Figure 16.14, read the suppressed peak voltage ratio at peak current and multiply times the recurrent peak voltage spec of the chosen model in the max. rating table of the pertinent data sheet.
- 3. What energy rating is required?
 - a) $E = \frac{1}{2} L_M i_M^2$ where L_M is the equivalent magnetizing inductance.

b)
$$L_M = \frac{X_{LM}}{2\pi f}$$
 where $X_{LM} = \frac{Primary\ Voltage}{I_M}$ (RMS) and
$$\left(I_M = \frac{i_M}{\sqrt{2}}\right)$$

- c) Choose model with an energy rating higher than the calculated value.
- 4. What is the power dissipation?
 - a) For repetitive pulses:

Avg. Pwr = Energy/pulse × Rep. Rate

b) Make sure the specified power capability of the device is not exceeded and is properly derated.




FIGURE 16.14 POLYCRYSTALLINE SUPPRESSION RATIO CURVES

Table 16.1 lists the major design parameter capabilities of two comparably sized polycrystalline suppressors. Larger sizes are available having higher transient energy handling properties. For further information consult device data sheets.

RMS Voltage Rating	Non-Repetitive Energy Dissipation Watt-Seconds		Max Average Power Dissipation Watts		Transie	x Peak nt Current nperes	Standby Current Drain at Max Rated Peak Voltage	
	1" Thyrector Max T _A = 100°C	%" MOV Max TA = 85°C	Thyrector $\text{Max T}_{\Lambda} = 25^{\circ}\text{C}$	%" MOV Max Ta = 85°C	Thyrector 1 ms Max Pulse Width	MOV 7 µs Max Pulse Width	Milliam 1" Thyrector	peres 34"
130	4	10	12	0.5	30	1000	12	1
250	8	20	20	0.6	30	1000	12	1
480	16	40	40	0.7	30	1000	12	1

TABLE 16.1 COMPARISON OF 1" THYRECTORS WITH 3/4" GE-MOV VARISTORS

Being able to limit voltage transients to a controlled value, a circuit designer can add value to the application by increasing reliability and life of the components protected thus providing additional margins of safety and reliability to the equipment and user.

Although suppression components, such as Thyrector diodes, metal oxide varistors and others, are effective in clipping voltage transients to a designed level, they do very little to limit the rate of change of the transient voltage. Since SCR's are sensitive to the forward applied dv/dt, if an excessive rate is applied, it may turn-on without having a gate signal applied. The spurious turn-on may even occur though the applied forward voltage amplitude is considerably below the rated peak anode voltage $V_{\rm DRM}$ of the SCR. Such an unscheduled turn-on may result in excessive surge current which can cause SCR's to fail. For dv/dt protection, consequently, normal suppression components, such as Thyrector diodes, metal oxide varistors, controlled avalanche diodes, or spark gaps will not be sufficient. A properly design resistor-capacitor network will not only limit the dv/dt to a desired level, it can also aid in reducing the repetitive peak transient voltage to a more practical value.

16.3.2 Suppression Network


One form of suppression network is commonly called a snubber circuit. The snubber circuit basically consists of a series-connected resistor and capacitor placed in shunt with an SCR. The snubber circuit in conjunction with the circuit effective series inductance controls the maximum rate of change of voltage and the peak voltage across the device when a stepped forward voltage is applied to it. Referring to Figure 16.15 when an input is suddenly applied, it is transiently divided between the inductance, L, which functions as a series suppressor and the R-C snubber circuit.

16.3.2.1 Snubber Calculation for D.C. Circuit⁶

When a circuit designer works with power SCR's in designing a snubber, he is likely to use a cut-and-try method. Such a technique can be tedious and time consuming. By using designed nomograph, Figures 16.16 through 16.18, the various trial steps can be eliminated. The construction of these nomographs is based on the analysis of a basic R-C snubber circuit in response to a step input signal. The analysis shows that the effect of damping in a L-R-C circuit can be described in terms of a single parameter, designated ϵ , which is the ratio of the resistance to the surge impedance of the circuit. The effective total circuit inductance is normalized in terms of ϵ , R, and C of the circuit. The relationship is shown by the following expression:

$$\epsilon = \frac{2}{R} \sqrt{C/L} \tag{16.3}$$

It is desirable to have a high value of L. A higher value of L will allow higher value of R and a lower value of C to retain the desired damping effect, controlled dv/dt and peak overshoot voltage (these relationships are clearly expressed by Figures 16.16 and 16.17. Yet a higher value of R and a lower value of C not only minimizes the power dissipation in the snubber circuit, but also limits the initial current discharging into the SCR during its turn-on interval. Based on experience and test, it is desirable to select a circuit damping ratio, ϵ , in the range of .5 to 1.0, both to limit the peak overshoot voltage applied to the SCR and to minimize the "ringing" of the L-R-C circuit within the maximum required dv/dt value.






FIGURE 16.16 NORMALIZED PEAK SNUBBER CURRENT AND OVERSHOOT VOLTAGE VS CIRCUIT DAMPING RATIO




FIGURE 16.17 NORMALIZED SNUBBER CIRCUIT TIME CONSTANT SELECTION CHART




FIGURE 16.18 SNUBBER LOSS NOMOGRAPH

Worked Example

Assume: 1. Peak switching voltage, $E_8 = 600$ volts.

2. Operating frequency, $f_o = 400 \text{ Hz}$.

3. $dv/dt|_{m}$ to be limited $\leq 500 \text{ V}/\mu\text{sec.}$

 Chosen ε = .65 for a controlled voltage overshoot of approximately 22% (Figure 16.16).

Solution: 1. To determine the required R-C time constant of the snubber, go to Figure 16.17, connecting two points specified by:

Point A:
$$\frac{\text{dv/dt}|_{\text{m}}}{\text{E}_{8}} = \frac{500}{600} \approx .83$$

Point B: $\epsilon = .65$

R-C is located (Point C) to be 2.0 μ sec.

2. To determine the value of R, go to Figure 16.16 and locate:

 $I_{P} \frac{R}{E_{S}} = .63$

Assume the I_{P(Snubber)} is limited to 50 amperes, R is found

to be:
$$R = (.63) \left(\frac{600}{50} \right) = 7.6 \Omega$$
. Use 8 Ω .

3. From Steps 1 and 2, C is determined

$$C = \frac{2.0}{8.0} = .25 \,\mu\text{Fd}.$$

 Based on C, Hz and E_s, go to Figure 16.16 and find the peak snubber power dissipation. By connecting two points specified by:

> Point D: C = .25 μ Fd Point E: E₈ = 600 volts

Point F ($J_C = .045$ Joules) is located.

Project Point F horizontally to "Hz" scale on Point G, then vertically project G to watts scale on Point H. The maximum power dissipation is found to be 40 watts.

It has been stated that SCR's can be affected by voltage transients from the AC power supply. Voltage transients from the power supply are primarily caused by the effects of switching inductive circuits such as are always present in the supply transformer. Consider the single-phase bridge circuit in Figure 16.19. Transients may result from switching off the primary of the transformer. If a non-inductive load is always connected and the load is able to absorb sufficient energy to attenuate the induced voltage, no transient suppression measures are required. However, if appreciable inductance is present in the load and no-load operation is possible, transient suppression is a must. A properly chosen R-C snubber connected across the secondary of the transform will dampen the transient voltage to a desired level. The size of resistor-capacitor required for a particular suppression job is a function of many circuit parameters such as the type of load, load current level, the transformer characteristics and the frequency of interruption and switching.

16.3.2.2 Snubber Calculation for AC Circuit^{6,7,8}

The following equation has proved useful in selecting the required capacitance sufficiently to limit the voltage transients within SCR voltage ratings:

$$C = 10 \frac{VA}{V_s^2} \frac{60}{f} \text{ microfarads}$$
 (16.4)

where C = the minimum required capacitance

VA = the transformer volt-ampere rating

 $V_{\rm S}=$ the transformer secondary RMS voltage


f = frequency other than 60 Hz

The required resistance to ensure adequate damping can be calculated from the following relationship:

$$R = 2 \epsilon \sqrt{L/C}$$

where R = the required resistance to damp the transient voltage to a desired level

 $\epsilon = damping factor$



(b) De-Energizing a Transformer Primary

FIGURE 16.19 VOLTAGE TRANSIENTS DUE TO SWITCHING OF TRANSFORMER PRIMARY

Work Example - Refer to Figure 16.19

Assume: 1. Supply transformer is rated 5 KVA with secondary voltage of 120 V_{RMS}

- 2. Switching frequency, $f_0 = 400 \text{ Hz}$
- 3. Circuit inductance, $L = 100 \mu hy$ at 400 Hz
- 4. Peak transient voltage is to be limited at 200 volts

Solution: 1. To determine required snubber capacitance, formula

$$C = 10 \frac{VA}{V_s} \frac{60}{f}$$

$$= 10 \frac{5000}{(120)^2} \frac{60}{400}$$

$$= .52 \mu fd - use .5 \mu fd$$

2. Calculate peak transient voltage vs peak switching voltage ratio

$$\frac{V_P}{V_{S_p}} = \frac{200}{120 \sqrt{2}} = 1.18$$

Go to Figure 16.22 and locate $\epsilon = .75$

3. To determine required damping resistance, using following relationship

$$R = 2 (\epsilon) \sqrt{L/C}$$

$$= 2 (.75) \sqrt{\frac{100}{.5}}$$

$$= 21.2 \Omega - \text{use } 20 \Omega$$

4. To determine the maximum power dissipation, go to Figure 16.16 using same procedure as outlined in Step 4 of the previous sample with following specified parameters

$$\begin{split} \mathrm{C} &= .5 \; \mu \mathrm{fd} \\ \mathrm{E_8} &= \sqrt{2} \; (120) = 170 \; \mathrm{volts} \\ \mathrm{f_o} &= 400 \; \mathrm{Hz} \end{split}$$

The maximum power dissipation in the resistor is found to be 10 watts.

To suppress the voltage transients generated from the power supply of a single-phase system, the snubber should be connected across the secondary of the transformer.

For a three phase system, the snubber should be connected either from line to line or line to neutral across the secondary of the transformer depending upon the secondary connections whether it may be of delta or star configurations.

16.4 MISCELLANEOUS METHODS

Several other transient suppression means may be used to good advantage depending on the particular circumstances of the application. Spark gaps may be used in high voltage circuits provided the precautions outlined in Section 16.2.4 are maintained.⁶ Silicon diodes can be used as discharge paths for the energy stored in inductive circuit elements such as generator fields and magnetic brakes.

Electronic crowbar circuits of the type shown in Figure 8.20 use the SCR to provide microsecond protection against overvoltage conditions for entire circuits. Properly selected and applied triac and diac components can also be used to shunt transient energy away from sensitive electronic circuitry when voltage tries to rise above the breakover switching level of the particular protective semiconductor component.

Figure 16.20 illustrates a technique by using SCR's to control dynamic braking to a DC motor load, thus preventing the occurrence of overvoltage from damaging the motor and subsequently limiting the DC voltage imposed on SCR's in the power circuit. Under normal operation neither SCR₁ or SCR₂ conduct and no energy will be dissipated in R₁ and R₂. When the motor CEMF voltage rises above a level predetermined by the selection of avalanche diodes CR₁ and CR₂, SCR₁ and SCR₂ are triggered, connecting R₁ and R₂ across the load. As soon as the motor CEMF voltage drops below the controlled supplied voltage, SCR₁ and SCR₂ will be commutated off by the AC line




FIGURE 16.20 REGENERATIVE VOLTAGE PROTECTION

and return to their non-conducting state. The circuit performs a dual function of limiting overvoltage and overcurrent in a continuous mode of action. Such a function provides an attractive feature in motor control applications where non-interruptive performance is demanded.

In general, if the protective network is properly designed, the system reliability can be greatly improved. In order to design the protective network properly, a designer must know the source and nature of possible transients in his circuit and the characteristics of the control elements to be protected.

REFERENCES

- "Rectifier Voltage Transients Causes, Detection, Reduction,"
 F. W. Gutzwiller, Electrical Manufacturing, December 1959.
- "Surge Voltage in Residential and Industrial Power Circuits," F. D. Martzloff and G. J. Hahn, IEEE Transactions on Power Apparatus & Systems, Vol. PAS 89, No. 6, July/August 1970.
- 3. IEEE Committee Report "Bibliography on Surge Voltages in AC Power Circuits Rated 600 Volts and Less," IEEE Transactions on Power Apparatus and Systems, Vol. PAS 89, No. 6, July/August 1970
- 4. "Transient Voltage Suppression Manual" 2nd Edition, Form 451,146, General Electric Company, Auburn, N.Y.
- "An Introduction to the Controlled Avalanche Silicon Rectifier," Application Note 200.27,* General Electric Company, Syracuse, N. Y.
- "Analysis and Design of Optimized Snubber Circuits for dv/dt Protection in Power Thyristor Applications," Publication 660.24,* General Electric Company, Syracuse, N. Y.
- "Commutation dv/dt Effects in Thyristor Three-Phase Bridge Converters," J. B. Rice and L. E. Nickels, IEEE IGA Transactions, Vol. IGA-4, No. 6, November/December, 1968.

- "Practical Transient Suppression Circuits for Thyristor Power Control Systems," J. Merret, Mullard Technical Communications, No. 104, March 1970.
- "Optimum Snubbers for Power Semiconductors," W. McMurray, IEEE, IGA 1971 Conference Record.
- "Design of Snubber Circuits for Thyristor Converters," J. B. Rice, IEEE IGA Conference Record, 1969, pp. 483.
- GE-MOVTM Varistors, Voltage Transient Suppressors by F. B. Golden and R. W. Fox, Application Note 200.60, General Electric Company, Auburn, N. Y.

RADIO FREQUENCY INTERFERENCE AND INTERACTION OF THYRISTORS

17.1 INTRODUCTION

Each time a thyristor is triggered in a resistive circuit, the load current goes from zero to the load limited current value in less than a few microseconds. A frequency analysis of such a step function of current would show an infinite spectrum of energy, with an amplitude inversely proportional to frequency. With full wave phase control in a 60 Hz circuit, there is a pulse of this noise 120 times a second. In applications where phase control is used in the home, such as lamp dimming, this can be extremely annoying, for while the frequencies generated would not generally bother television or FM radio reception, the broadcast band of AM radio would suffer severe interference. In an industrial environment, where several control circuits may be used, these noise pulses cause interaction between one thyristor control and another. The power system can act as a large transmission line and antenna system, propagating these radio frequency disturbances for a considerable distance.

With the newer inverter types of SCR's and their growing use, an additional problem is created since the basic inverter frequencies may be in excess of 10 kHz. The harmonics generated in these systems can cause interference sources which are orders of magnitudes larger than those of phase control systems and also the fundamental frequency over 10 kHz may put the equipment under specific provisions of the FCC rules.

At this time the Federal Communications Commission rules (Part 15) require that incidental radiation devices "...shall not cause any harmful interference in use." It is under this section of the law which most thyristor systems fall. The Commission has stated a willingness to allow industry to police itself. To this end several of the national associations have proposed standards for their members. It is strongly urged that anyone desiring to sell or lease, offer for sale or lease, import, ship or distribute such equipment, ascertain whether or not he is in compliance with the applicable standards. Included at the end of this chapter is a list of some of the currently available standards for both the United States and European countries.

17.2 THE NATURE OF RADIO FREQUENCY INTERFERENCE (RFI)

There are two basic forms of RFI to consider. The first (and most commonly measured) is conducted RFI. In this form, the high frequency energy generated by the thyristor switching transients propagates through the power lines, which act as transmission lines. By using standard methods and equipment, quantitative measurements may be

fairly easily obtained on conducted RFI. These standards are listed in Section 17.7.

The other main form is that of radiated RFI. This is the RF energy which is radiated directly from the equipment. This is a difficult type of RFI to measure since it can never be separated from the problems of location, wiring layout, ground effects, etc.

In most cases, the radiated RFI from a properly designed piece of equipment is insignificant compared to the re-radiation of conducted RFI from the large antenna system we call power lines.

The following military specifications set quantitative interference levels and give test procedures to which an equipment must be qualified if it is to conform to the specification:

MIL-STD-461A (Requirements for Equipment)

MIL-STD-462 (Measurement Methods)

MIL-STD-463 (Definitions)

17.2.1 Filter Design

Since thyristors generate essentially a step function of current when they turn on into a resistive load, the conducted RFI has the frequency distribution of a step function, that is, a continuous spectrum of noise with an amplitude which decreases with frequency at a rate of 20 db per decade. This indicates that even unfiltered thyristor circuits would show very little tendency to interfere with such VHF services as television or FM broadcasting. The AM broadcast band however lies between 550 and 1600 kHz, and would receive severe interference, if the thyristor circuits were not properly filtered.

The simplest type of filter is merely an inductor in series with the load resistance to slow the rate of rise of current. This would give a filter effectiveness of about 20 db/decade. The typical example shown in Figure 17.1 shows that the bottom of the broadcast band requires from 40 to 50 db of suppression to reach a level of interference which could be considered adequate (about 500 quasi-peak μ volts).* To achieve this, the breakpoint frequency, $f_0 = R/(2\pi L)$ (where R is the





FIGURE 17.1 THEORETICAL THYRISTOR CIRCUIT NOISE SPECTRUM WITH AND WITHOUT FILTERING

^{*&#}x27;'Quasi-peak Volts'' is a unit of measure which is determined by the standard test methods. It is in effect a measure of the ''Nuisance Value'' conducted RFI.

load resistance), would have to be at 5 kHz, or below. This would be a rather large and costly inductor.



 $C_{L_1}; C_{L_2} =$ Line Capacitance to Ground $C_H =$ Heatsink Capacitance to Ground

FIGURE 17.2 SIMPLE FILTERS




FIGURE 17.3 RFI FILTERING AND SHIELDING FOR BACK-TO-BACK SCR'S

The addition of a shunt capacitance to the filter as shown in Figure 17.2(b) gives a far superior characteristic as can be seen in Figure 17.1. Now the required 40 db of suppression can be obtained in a single decade. As a rule of thumb, the proper values for L and C may be found by making the L-R and L-C breakpoint frequencies equal.

$$f_o = \frac{R_L}{2\pi \, L} \, = \, \frac{1}{2\pi \, \sqrt{LC}}$$

or in other words

$$2_{\pi} f_{o} L = \frac{1}{2_{\pi} f_{o} C} = R_{L}$$

This allows a value of L one tenth that needed for a purely inductive filter.

In a practical thyristor circuit, one side of the device is usually connected to a heatsink, which because of its size or mounting, is capacitively connected to ground. In the case of the triac shown in Figure 17.2 main terminal T_2 is the heatsink side. If the choke L were in series with T_2 , as in Figure 17.2(a), the heatsink capacitance in conjunction with stray line capacitance would shunt the choke, thereby reducing its effectiveness as a filter. The proper connection of L in series with T_1 actually puts the stray capacitances in parallel with C, thus enhancing filter effectiveness.

The optimum connection for back-to-back SCR's is shown in Figure 17.3. If a shielded enclosure is not present, C_1 and C_2 should be a single capacitor connected between the anodes of SCR₁ and SCR₂.

It is important to note that any pulse transformers or triggering circuits should put the smallest possible capacitive loading on the cathode of the SCR's, since this capacitance will appear across the chokes.

If you look at the circuits of Figure 17.2, you can see that the L-C's and triac or SCR pair form a resonant discharge circuit, which depends on the load impedance for damping. For circuit Q's greater than about 2.5 the current through the thyristor will reverse, as shown in Figure 17.4, and a specific triac might turn off if it is a relatively fast device.

This condition is aggravated for light loads, in this case about 100 watts or less, or somewhat inductive loads, which contribute little damping to the circuit. The simple L-C circuit does behave properly however with heavier resistive loads, as shown in Figure 17.4(b). To obtain proper operation under light load conditions, for instance a lamp dimmer with a 60 watt lamp, it is necessary to build the damping required into the filter. This can be done by adding another resistor and capacitor as shown in the circuit of Figure 17.5. The component values are chosen to give about the same filtering effect as the L-C filter of Figure 17.2(b).




FIGURE 17.4 TRIAC CURRENT FOR THE CIRCUIT OF FIGURE 17.2(B) IMMEDIATELY AFTER THYRISTOR TURN-ON




FIGURE 17.5 TYPICAL DAMPED R-F FILTER

17.2.2 Components for R-F Filters

The above discussion centers on the simplest forms of filters. It is reasonable to assume that more complex filters can do more adequately if they are required. Figure 17.6 shows the conducted RFI measurements for triac fan motor speed control circuit. The test measurement was made in accordance with the American National Standards Association's Standard Method C63.4.** Also included on the graph is the NEMA Standard per WD.2-1970** which sets a maximum allowable limit for conducted interference.




FIGURE 17.6 TYPICAL CONDUCTED RFI WITH AND WITHOUT SUPPRESSION NETWORK
**Refer to end of chapter for ordering information.

When choosing components for R-F filters it is extremely important that the components chosen act in the manner in which they should. At high frequencies capacitors tend to act like inductors and inductors like capacitors. When this occurs all filtering is lost.





FIGURE 17.7 FILTER ELEMENTS-IDEAL, PRACTICAL AND THEIR FREQUENCY RESPONSE

Figure 17.8(a) shows how 0.05 μF capacitor's characteristics change with frequency. Figure 17.8(b) shows the characteristics of a 157 μH inductor.



Besides an inductor maintaining its inductance at high frequencies, it should also be designed to prevent saturation from occurring too soon. When the core of an inductor becomes saturated, the inductor

acts like it has an air core and its reactance drops thus losing its ability to lower the di/dt of the circuit. Most non air core inductors can be rated for a minimum volt-second withstand capability to guarantee that saturation does not occur too soon. The volt-second capability of the reactor should be large enough to provide a load current rise time of not less than approximately $50~\mu sec.$

17.2.3 Fast Recovery Rectifiers

In circuits which use rectifier diodes, RF noise may be generated by the reverse recovery performance of the diodes. Due to the minority carrier storage effect, the diode does not immediately block voltage when the circuit causes current reversal. When, after a few μ seconds, the charge which had been stored in the diode is "swept-out," the diode can again block the flow of reverse current. At this point, the current can stop quite suddenly, giving a "snap-off" effect. The energy stored in the circuit inductance at this point can be shown to be equal to

$$W_T = Q_R E_C$$

where Q $_{\rm R}$ is the total charge swept-out $E_{\rm C}$ is the circuit commutation voltage.

Figure 17.9 shows the waveform of the recovery current of a conventional as well as a fast recovery diode.




FIGURE 17.9 COMPARISON OF REVERSE RECOVERY PERFORMANCE OF TYPICAL RECTIFIER DIODES. VERTICAL = 8 AMPS. PER CM. HORIZONTAL = .5 μ Sec. PER CM.

On each "snap-off" commutation of a diode there is a step of current of height $I_{\rm RP}$. The RF components of this current step are given by

$$I(\omega) = \frac{I_{RP}}{\pi \omega}$$

where ω is an RF noise component frequency.

This result is found by Fourier Integral Analysis of a step function. But $I_{\rm RP}{}^2$ is proportional to $W_{\rm T}$ or

$$I_{RP} \propto \sqrt{W_T}$$

Thus, the RF interference generation at a given frequency is

$$I(\omega) \propto \frac{\sqrt{W_T}}{\pi \omega}$$

Since the value of $W_{\rm T}$ runs better than 100 times less for a fast recovery rectifier than for a conventional rectifier, there is a considerable reduction in RFI problems when using fast recovery devices.

17.2.4 Reduction of Radiated RFI

The minimization of radiated RFI is as much a matter of good construction practice as anything else. Referring to Figure 17.2(b), the current through the loop formed by C, L, and the thyristor contains high frequency components of a much greater magnitude than the line current. (The inner loop has only a single L filter). The wiring of this loop can act as an antenna for direct radiation. Since the radiation efficiency of an antenna of this type is proportional to the area enclosed by the loop, good practice requires that this current loop be constructed with a minimum of enclosed area. It should be pointed out that trigger circuits can also be offenders in direct radiation, and the same techniques apply.

Figure 17.3 illustrates proper shielding techniques. The SCR's with their filter circuitry are enclosed inside their own shielded compartment, with leads from the power line and to the load passing through feedthrough capacitors C₃-C₆.* Either the pulse transformer or the gate pulse generation circuitry should be located within the compartment, since locating them remotely forces one to hang leads on the cathodes of the SCR's, thereby providing excellent antennas.

*For devices where "leakage" current criteria must be met the magnitude of these capacitors may be severely limited.




FIGURE 17.10 PENETRATION LOSS (ATTENUATION) OF DIFFERENT SHIELDING MATERIALS

The design of the shielded compartment can be equally as important. Figure 17.10 shows the effectiveness of different materials and thicknesses in reducing the radiated magnetic field.

17.2.5 Zero Voltage Switching

As we have seen, the RF noise contribution of thyristors is primarily due to a sudden step in current as the thyristor switches. In some applications, particularly in electric heating, satisfactory control may be obtained by turning the thyristors on at line voltage zeros, giving only complete half cycles of current to the load. By eliminating the sudden steps of current, the RF noise contribution is brought to an absolute minimum. This eliminates the need for R-F filter components, which, for a large heating load, can become quite large and costly. For details on this type of circuit, see Chapter 11.

17.3 INTERACTION

In some instances the thyristor system acts as a "receiver" of voltage transients generated elsewhere in the circuit. These transients act either (or both) on the thyristor trigger circuit or directly on the anode of the thyristor in the main power circuit. Interaction will cause the thyristor system acted upon to completely or partially follow, or track, another thyristor system. Also, various types of partial turn on, depending on the nature of the trigger circuit, have been known to arise. Elimination of interaction phenomena must take total system layout into consideration. Section 17.6 gives some general design practices which should be followed to minimize possible sources of interaction. Beyond good design practice in the system as well as in triggering circuits very specific steps for decoupling can be taken as outlined for UJT circuits in Section 17.4. In general it should be noted that the suppression of RFI emanations also serves to minimize susceptibility.

17.3.1 Interaction Acting on Anode Circuit

When a thyristor circuit is acted upon with its gate circuit disconnected (open gate or terminated per specification bulletin) the nature of the interaction is usually attributable to a rate of rise of forward voltage (dv/dt) phenomenon. When energizing the circuit, such as by a contactor or circuit breaker, applicable dv/dt specifications for the device must be met. This subject is discussed in detail in Chapters 3 and 5. Once the circuit is energized the thyristor will sometimes respond to high frequencies superposed on the anode supply voltage. For example, a 1-megacycle oscillation having a peak amplitude of 10 volts has an initial rate of rise in the order of 60 volts per microsecond. Applicable specifications for the thyristor must meet this condition or steps should be taken to attenuate the rate of rise of voltage.

Due to the nature of anode circuit interaction a thyrisor will rarely track another circuit over the full control range of phase control. Usually, it will tend to lock in over a very limited range near the top of the applied anode voltage half cycle where the dv/dt is greatest. The best means of suppressing this type of interaction is to select a device with increased dv/dt withstand capability, to increase dv/dt withstand capability by means of negative gate bias, or, conversely, to

reduce the rate of rise of positive anode voltage by suitable circuit means. The effect of negative gate bias on SCR dv/dt withstand capability and dv/dt suppression circuitry is discussed in Section 3.11. Often a combination of these steps yields the desired results. In addition, of course, good circuit layout and system practices should be observed as outlined in Section 17.6.

17.3.2 Interaction Acting on the Trigger Circuit

There are basically two cases to distinguish here:

 The trigger circuit is acted upon from the supply line directly;

2. The trigger circuit is acted upon from the thyristor gate

Both of these mechanisms may cause the trigger circuit to fire prematurely, giving rise either to spurious triggering or complete or partial tracking of the thyristors in the circuit. The response of the trigger circuit to incoming transients will determine the degree of interaction, if any. There are no general rules for every type of trigger circuit. However, in the design of a trigger circuit it is well to take the possibility of interaction into account. The designer will be in the best position to assess the transient susceptibility and stability of his circuit.

When using the unijunction transistor trigger circuit there are a few relatively simple steps that can be taken to decouple these circuits against both supply voltage and gate circuit transients. These methods are outlined in the following two sections.

17.4 DECOUPLING THE UJT TRIGGER CIRCUIT AGAINST SUPPLY TRANSIENTS

Depending on the nature of the particular circuit conditions, either one or a combination of the following will give effective decoupling against line voltage transients acting on the unijunction transistor trigger circuit:

1. Use of control (isolation) transformer with a properly grounded shield between primary and secondary or an RF filter across its secondary, if necessary;

Use of "boot strap" capacitor between base two and the emitter of the unijunction transistor;

3. Use of a Thyrector diode connected across the supply to the unijunction circuit.

The value of the "boot strap" capacitor C_1 should be chosen so that the voltage divider ratio of C_1 and C_2 in Figure 17.11(A) is approximately equal to the intrinsic standoff ratio of the UJT, or:

$$\frac{\mathrm{C}_1}{\mathrm{C}_1 + \mathrm{C}_2} = \eta$$

If this condition is met, positive or negative transients on the unijunction supply voltage will not trigger the UJT.




FIGURE 17.11 CIRCUITS FOR ELIMINATION OF ERRATIC FIRING FROM VOLTAGE TRANSIENTS IN UJT CIRCUITS

17.5 DECOUPLING UJT CIRCUITS AGAINST SCR GATE TRANSIENTS

Negative voltage transients appearing between the gate and cathode of the SCR's when transmitted to the UJT can cause erratic triggering. When transformer coupling is used, these transients can be eliminated by using a diode bridge in the gate circuit of the SCR as shown in Figure 17.11(B). Negative transients often arise in SCR gate circuits in forced-commutated circuits (see Chapter 5) and under certain conditions in AC phase control circuits.

17.6 GOOD DESIGN PRACTICES TO MINIMIZE SOURCES OF SCR INTERACTION

Radio frequency interference and interaction are both total system phenomena and no one step is necessarily the most effective in attaining the desired level of suppression. A combination of good system design practices, good circuit layout, good equipment layout, and, if necessary, a small amount of circuit filtering, as was outlined above, will suppress RFI to acceptable levels and eliminate various types of interaction phenomena.

When the following system considerations are met it is often unnecessary to take additional specific steps to filter trigger or anode circuits (Section 17.2) or use negative gate bias and dv/dt suppression circuitry (Section 3.11):

1. Operate parallel and potentially interacting thyristor circuits

from a stiff (low reactance) supply line;

2. If supply line is soft (high reactance), consider using separate transformers to feed the parallel branch circuits; each transformer should be rated no more than the required rating of the branch circuit load:

3. Avoid purely resistive loads operating from stiff lines—they

give highest rates of current rise on switching;

4. Keep load moderately inductive-limiting rate of current rise on switching is in the direction of attenuating RFI and minimizing the possibility of interaction:

5. Keep both leads of a power circuit wiring run together—avoid

loops that encircle sensitive control circuitry;

6. Arrange magnetic components so as to avoid interacting stray fields.

7. Use twisted pair or shield wires for control power wiring and gate driver wiring.

E.M.I. STANDARDS AND RESTRICTIONS

1. American National Standards Institute, Inc., 1430 Broadway, New York, N. Y. 10018.

C63.4-1963 "Radio-Noise Voltage and Radio-Noise Field Strength" C63.2-1963 "Radio-Noise and Field Strength Meters 0.015 to 30 Megacycles/Sec."

2. National Electrical Manufacturers Association, 155 East 44th Street, New York, N. Y. 10017

WD2-1970 "Semiconductor Dimmers for Incandescent Lamps"

3. Department of Defense, Washington, D. C. 20360 MIL-STD-461A "Electromagnetic Interference Characteristics Requirements for Equipment" MIL-STD-462 "Electromagnetic Interference Characteristics, Measurement of"

MIL-STD-463 "Definitions and System of Units, Electromagnetic Interference Technology"

4. Federal Communications Commission

Title 47 CFT, Chapter I, Part 2, Sub-part I, Paragraphs 2.801 to 2.813.

Printed in Federal Register, Vol. 35, No. 100, May 22, 1970, pages 7898-7899.

Vol. II of the FCC Rules and Regulations includes the following up-dated parts of interest:

Part 2, Frequency Allocations and Radio Treaty Matters: General Rules & Regulations

Part 15, Radio Frequency Devices

Part 18, Industrial, Scientific and Medical Equipment

(Can be ordered from the Superintendent of Documents, Government Printing Office, Washington, D.C. 20402. Substitute pages, incorporating amendments, will be mailed to all purchasers of this volume.)

 Comite International Special des Perturbations Radioelectriques, Verband Deutscher Elektrotechniker—Verlag, Berlin 12, Bismarkstrabe 33, VDE-0872 through VDE-0877.

REFERENCES

- "Application of Fast Recovery Rectifiers," J. H. Galloway, General Electric Company, Auburn, N. Y. Application Note 200.38.
- "Frequency Analysis Modulation and Noise," book, Stanford Goldman, McGraw Hill Inc., New York, 1948.
- "Radio Frequency Interference," a series of editorial features appearing in "Electronic Industries," 1960-1961.
- "Electrical System Transients and Sensitive Circuit Control," T. B. Owen, AIEE Applications and Industry, November 1960.
- "One-Point Ground System With RF Shielding and Filtering,"
 R. A. Varone, AIEE Conference Paper 60-1067, Fall General Meeting, August 1960.
- "How to Locate and Eliminate Radio and TV Interference," book, R. D. Rowe, John F. Rider, Inc., New York, 1954.
- "Transmitter-Receiver Pairs in EMI Analysis," J. A. Vogelman, Electro-Technology, November 1964.
- 8. "Electromagnetic-Interference Control," Norbert J. Sladek, *Electro-Technology*, November 1966.
- "Signal Conditioning," Gould Brush, Application Booklet No. 101, Gould Inc., Cleveland, Ohio.
- "Interference Control Techniques," Sprague Electric Company Staff, Technical Paper No. TP62-1, Sprague Electric Company, North Adams, Mass.
- 11. "Radio Frequency Interference," Onan Staff, Onan Division of Studebaker Corp., Minneapolis, Minn.
- "Interaction Between SCR Drives," Ben Stahl, IEEE Transactions on Industry and General Applications, Vol. IGA-4, No. 6, November/December 1968.

Comite Talequational Special STON starbations Radioalectriques

502

18

MOUNTING & COOLING THE POWER SEMICONDUCTOR

Successful application of SCR's depends to a great extent on adequate cooling of these devices. If junction temperature of an SCR rises high enough, permanent damage may occur in its characteristics and the device may fail by thermal runaway and melting. Circuits may fail before thermal runaway or melting in the SCR occurs since insufficient cooling can reduce the forward breakover voltage, increase SCR turn-off time, moving these and other SCR characteristics outside specifications sufficiently to induce circuit malfunction. For these reasons, all SCR's and rectifier diodes are designed with some type of heat transfer mechanism to dissipate internal heat losses.

Mounting surfaces are generally an integral part of an SCR's heat transfer path. Proper mounting is always needed for successful SCR cooling. Thus cooling and mounting the SCR are part of the same problem and must be treated together.

18.1 LEAD-MOUNTED SCR's

For small lead-mounted SCR's like the C3, C5, C6, C7, C8 and C103 series, and some configurations of the C106, C107 and C122 (see Figure 18.1), cooling is maintained by radiation and convection from the surface of the case and by thermal conduction down the leads.

Several good common sense practices for minimizing the SCR temperature should be used whenever possible. Minimum lead length to the terminal board, socket, or printed board permits the mounting points to assist in the cooling of the SCR most efficiently. Other heat dissipating elements such as power resistors should not be connected directly to the SCR leads where avoidable. Also, high temperature devices like lamps, power transformers, and resistors should be shielded from radiating their heat directly on the SCR case. To increase heat dissipation of the standard TO-5 case, clip-on transistor radiators are available from a number of commercial vendors.

Several of the General Electric lead mounted SCR's in the TO-5 case are also available on a power transistor type of base for attachment by clamping screw or the like to a heatsink or chassis. Directions for mounting these devices are given on the specification sheet for that type of SCR.




FIGURE 18.1 LEAD MOUNTED SCR's

18.2 MOUNTING SCR'S TO HEAT EXCHANGERS

The importance of proper SCR mounting can be seen from Figure 18.2. The electrical circuit analog for an SCR's thermal path shows the mounting interface, $R_{\Theta CS}$, to be a series limiting factor to the flow of thermal power (heat) from the junction to the ambient. Attention is not focused on $R_{\Theta JC}$ in this chapter since it is beyond the control of the equipment designer. Mention is made of it regarding selection of the proper value from the SCR specification sheet where an SCR has a multivalued $R_{\Theta JC}$. Somewhat like a chain, a series circuit is limited by its weakest link, i.e., highest resistance component. In order to prevent $R_{\Theta CS}$ from becoming the weak link, general instructions and guide lines for the proper mounting of the various types of SCR packages will be discussed first. Following the general guide lines specific sections deal with considerations peculiar to each package type.




FIGURE 18.2 EQUIVALENT THERMAL RESISTANCE NETWORK ANALOG FOR A POWER SEMICONDUCTOR COOLING PATH

18.2.1 Case to Heat Exchanger Interface Considerations

The interface formed between the SCR package case and the heat exchanger can take many forms. The corresponding values of case to heat exchanger thermal resistance will vary greatly depending upon the given interface conditions.

Figure 18.3 illustrates the effect of metal surface conditions on interface performance. The exchanger surface distortion as well as smoothness of surface finish is exaggerated to show its effects.




FIGURE 18.3 EFFECT OF INTERFACE SURFACE AND FLATNESS CONDITIONS ON THERMAL CONDUCTIVITY

After force is applied to the joint the surfaces are forced together at the points of contact. The net contact area is then a function of contact metal ductility, surface finish, flatness and net force applied. In addition a thermal grease is shown which serves to fill in the voids left by the valleys due to poor surface finish. Note from Figure 18.3(b) the large void in the top contact area due to the poor flatness of the sink as compared to the bottom interface where the insulator and thyristor case are shown to be flat. The insulator's thickness and thermal conductivity further adds to the interface resistance.

18.2.1.1 Exchanger Surface Preparation

The surface under the semiconductor contact surface should be flat to within 0.001 inch per inch and have a surface finish of 63 microinches or less for all stud and tab mounted devices. For press paks exchanger surface should be flat to within 0.0005 inch per inch and have a surface finish of 32 micro-inches or less.

Before final assembly, the semiconductor case surface should be checked for removal of all burrs or peened-over corners that may have occurred during shipping and subsequent handling and that would otherwise cause reduced heat transfer across the surfaces.

Most heat exchanger surfaces have some treatment to aid radiation heat transfer and give corrosion protection. Copper fins are plated, painted, or ebnoled. Aluminum fins are generally painted or anodized. The heat exchanger surface under the semiconductor contact surface must be free of paint, anodization, or ebnol to give minimum contact thermal resistance. While plating in this area does not have to be removed, excessive oxides should be removed whenever the exchanger surface has been exposed to the ambient air for more than sixty minutes after machining.

Oxide removal prior to assembly may be accomplished by polishing the mounting surface with No. 000 fine steel wool and silicone oil. Following the polishing the surface should be wiped clean with a lint free paper towel. As a final step a thin layer of thermal grease or oil should be applied.

Applications where a moist or corrosive atmosphere are expected, galvanic action between aluminum and the copper SCR case may lead to gradual deterioration of the joint, and an increase in thermal resistance. A good nickel (ALSTAN 70 Process), silver or cadmium plate over the copper case as provided on General Electric SCR's, combined with the use of a corrosion inhibitor, such as Burndy-Penetrox A; Alcoa No. 2, Dow Corning DC 19 or Penn-Union Cual-Aid, minimizes corrosion at this joint.

18.2.1.2 Interface Thermal Grease

Thermal greases serve two functions. They serve to resist corrosion and secondly they enhance the interface substantially by filling in the voids with a more thermally conductive material than air as shown in Figure 18.3. Note the decreased thermal resistance of interfaces having grease over those without grease shown in Table 18.1. Thermally conductive greases and oils come with and without metal fillers. These

suspended metal fillers generally serve to enhance the joint's thermal properties over the non-filled greases but not to a substantial value. They have the disadvantage of indenting the mounting surface slightly requiring a careful refinishing of the surfaces with 400 or 600 grit sand-paper should disassembly or reassembly become necessary. Table 18.2 provides an application guide to the many oils and greases available to the user. The chief advantage of the oil over the grease lies in the better control of film thickness possible with oil. The user can specify one or two drops from an eye dropper. Excessive grease or oil can be detrimental to interface thermal resistance.

	Hex Size Across Flats or Flat	Case-Exchanger Thermal Resistance $\leftarrow R_{\Theta CS} - {}^{\circ}C/Watt \rightarrow$ With Thermal Grease Dry					
Stud Size	Base Dia.	Min.	Nom.	Max.	Min.	Nom.	Max.
10-32	7/6"	.09	.3	.8	.2	.5	1.2
1/4"-28	%6"	.07	.25	.6	.15	.4	.9
1/4"-28	11/16"	.05	.15	.4	.10	.25	.6
3/8"-24	11/16"	.02	.06	.15	.05	.1	.25
1/2"-20	11/6"	.02	.065	.2	.05	.12	.3
3/4"-16	11/4"	.025	.08	.2	.06	.15	.35
3/4"-16	15/8"	.015	.04	.10	.03	.07	.15
Flat Based	17/8"	.01	.025	.07			

Stud Insulated With 5 Mil Mica Washer

10-32	7/6"	1.2	2.5	4.5	
1/4"-28	%6"	.9	2.0	3.5	
1/4"-28	11/16"	.7	1.5	2.5	

PRESS PAK SINGLE INTERFACE - LUBRICATED

Press Pak	Nominal Clamp	← F	R _{ecs} - °C/	$W \rightarrow$
Interface Dia.	Force	Minimum	Nominal	Maximum
3/4"	800	0.04	0.06	0.20
1"	2300	0.02	0.03	0.10
11/4"	2300	0.015	0.022	0.08
11/3"	4000	0.014	0.02	0.07

TABLE 18.1 INTERFACE CASE TO EXCHANGER THERMAL RESISTANCES

-APPLICATION-

	ligh Moisture nvironment	Dry, Pollution Free Ambient Environment
Plated Heat Exch Silicone Oil	angers Necessary Silicone Grease	A) Heat Exchanger unplated: Dow Corning DC19
Dow Corning DC 703	Dow Corning DC 3, 4, 340 and 640	Burndy Penetrox* A Alcoa #2
General Electric SF 1017	General Electric G623	B) Heat Exchanger plated: Grease or oil not critical

^{*}Contains Filler Particles.

Additional oils and greases available from all major heat exchanger suppliers. The above thermal oils and greases have been tested and stressed by thermal cyclic life testing.

TABLE 18.2 THERMAL COMPOUND APPLICATION TABLE

The values of $R_{\theta CS}$ given in Table 18.2 under the nominal heading are easily achieved by following the recommendations listed above and on the thyristor data sheets. If one or more surfaces are not per recommendations, values of $R_{\theta CS}$ can easily reach the maximum values indicated and under extreme conditions exceed given values where torque or force applied is grossly misapplied. Minimum values are achievable under tightly controlled assembly conditions. It is not recommended that minimum values be used for design purposes unless quality sampling audits are made to ensure conformance to design values.

18.2.1.3 Electrical Isolation Case to Heat Exchanger

In some applications it is desirable to electrically insulate the semi-conductor case from the heat exchanger. Hardware kits for this purpose are available for stud-mounted semiconductors with machine threads in the low and medium power ratings. These kits generally employ a .003 to .005 inch thick piece of mica or bonded fiberglass to electrically isolate the two surfaces, yet provide a thermal path between the surfaces. As evidenced by the data in Table 18.2, the thermal resistance of the joint may be raised as much as ten times by use of this insulation. As in the direct metal-to-metal joint, some improvement in thermal resistance can be made by using grease on each side of the mica.

Tests using beryllium oxide (99 per cent) for electrical insulation have shown this material to be excellent in heat transfer. Insulating a semiconductor with a ½-20 stud, using BeO (99 percent) washers (1.00 inch OD x .52 inch ID x .125 thk) gave a stud-fin contact thermal resistance of 0.14°C/watt. Applying thermal grease to all contact surfaces decreased that thermal resistance to 0.1°C/watt.

Beryllium oxide discs are also available with one or both sides metalized. With this metallization it is possible to solder the semiconductor case, the heat exchanger, or both to the BeO disc. This technique is particularly useful with the flat-bottom press fit package. Figure 18.4 shows the drastic improvement in case-to-sink thermal impedance using the metalized BeO and solder technique.




FIGURE 18.4 MOUNTING THE PRESS FIT PACKAGE WITH BERYLLIUM OXIDE INSULATION

Low Power stud thyristors are available from General Electric with integral beryllium oxide washers as shown in Figure 18.5. The additional thermal resistance, $R_{\rm \theta JC}$, due to the beryllium isolation is 0.3°C/watt for the $\frac{1}{4}$ -28 stud shown in Figure 18.5.




FIGURE 18.5 EXAMPLE OF AVAILABLE BERYLLIUM OXIDE ISOLATED STUD THYRISTORS

WARNING: Beryllium oxide discs and/or products incorporating beryllium oxide ceramics should be handled with care. Do not crush, grind, or abrade these portions of the thyristors because the dust resulting from such action is hazardous if inhaled.

Beryllium oxide washers in large, formed sizes and small quantities are basically somewhat expensive items. However, careful consideration should be given to the over-all economics before using any other material when electrical insulation is required. Several standard washer sizes are available from companies such as National Beryllia Corporation, Frenchtown Porcelain, or Brush Beryllium Company.

Another method used for insulating the semiconductor case from the heat exchanger is to directly solder the device to a small metal plate and then insulate that from the heat exchanger. Figure 18.6 shows this approach used with the flat-bottomed press-fit package. The SCR is soldered to a flat metal plate (say 3 or 4 square inches in area). Soldering must be accomplished below 200°C; a 60-40 (Pb-Sn) solder can be employed at about 180°C. A solder which looks quite promising for this application is "Alloy 82" from Alloys Unlimited Inc. This is a lead-tin-indium (37½-37½-25) perform of 468 mils diameter and 9.5 mils thickness. Soldering with this alloy can be accomplished at 150°C.




FIGURE 18.6 MOUNTING THE PRESS-FIT PACKAGE WITH TAPE INSULATION

The SCR-flatplate assembly is then mounted to the heat exchanger by means of an epoxy coated, mylar tape. The tape recommended is Scotch* Brand #75. This is a one mil mylar tape with about 2 mils of epoxy (when cured) on both sides. The epoxy cures at 121°C in three hours.

The advantage of the above outlined mounting technique is that the operating heat generated at the device junction is first spread out over a large physical area before it tries to traverse the insulating medium. This reduces the total thermal resistance of that insulation.

Other techniques employing the direct use of epoxy adhesives, epoxies with a filler, and the direct use of insulating tape have been successfully employed.⁴ Since in most cases a rather high price in current rating is paid in thermal resistance for insulated mounting, such mounting is not recommended for high power SCR's.

For comparison of the tape insulation method with the beryllium oxide method of Figure 18.4 a conservative case to exchanger value of 1.2°C/watt has been measured using the following geometry and a press fit package as shown in Figure 18.6. 2" x 13/6" x .050" copper spreader plate with a Scotch* Brand #75, one mil mylar tape, with 2 mil epoxy layer (when cured) on each side.

Figure 18.7 illustrates the design trade-off factors available to the designer regarding heat spreader plate size and plate thickness.

*Trademark of 3M Corp.




FIGURE 18.7 EFFECT OF SPREADER PLATE AREA & THICKNESS ON CASE TO EXCHANGER Re

The curves are based on the assumption that the heat spreader plate acts like a heat exchanger fin with cooling on one side only. Thus the nomograph of Figure 18.31 is applicable. The design example below details the use of the nomograph for this application. Figure 18.7 is applicable for square plates as well. Using the conversion factor D=1.128E, where D is the spreader plate diameter as given in the figure and E is the length of the side of a square plate.

Example heat spreading plate calculation

Given: - Copper spreading plate 2" x 2" square and 0.10" thick

- Thyristor press fit base diameter d=0.59''

Insulation material

1 mil mylar

2 mils epoxy each side (cured)

Problem: Determine case to exchanger thermal resistance $R_{\Theta CS}$ Solution:

1st step: Find total heat transfer coefficient, h. For mylar and epoxy:

$$h_m \triangle~x = 0.004 \frac{watt~in}{in^2~^{\circ}C}$$
 where $\triangle x =$ film thickness,

0.005 inches

Then
$$h_m = \frac{0.004 \frac{\text{watt in}}{\text{in}^2 \, ^\circ \text{C}}}{0.005 \text{ in}} = 0.8 \text{ (watt/in}^2 \, ^\circ \text{C)}$$

and
$$h=1/\left(\frac{1}{h_m}+\frac{1}{h_f}\right)$$

where h_f is due to air film in epoxy voids. $1/h_f$ is conservatively found to be equal to 1.25.

Then $h = \frac{1}{1/0.8 + 1.25} = 0.4$. Since h has the units of ther-

mal conduction/area, 1/h has the units of thermal resistance x area.

2nd step: Determine fin effectiveness from nomogram of Figure 18.31.

D = 1.128E where E is the square fin size

$$D = 1.128 \times 2''$$

= 2.256"

$$b = \frac{D-d}{2} = (2.256 - 0.47)/2$$

$$= 0.89$$

$$D/d = 2.256/0.47$$

$$= 4.8$$

 $\delta = 0.100$ inch plate thickness

Using the nomogram:

Note: the h value is halved. Since the nomogram was designed for both sides of the fin to transfer heat and only one side of the plate is assumed to be conducting heat.

Thus for h/2 = .2 watt/in² °C and thickness $\delta = 0.100$ inch, $\alpha = .6$.

Through b=0.89 and $\alpha=.6$, a line is extended to the graph where D/d=4.8, η is found to be 0.83.

3rd step: Determine $R_{\Theta CS}$

$$R_{\Theta CS} = \frac{1}{\eta \, A \, h} = \frac{1}{0.83 \times 2^2 \, \text{in}^2 \times 0.4 \, \frac{\text{watt}}{\text{in}^2 \, ^\circ \text{C}}}$$

$$= \frac{1}{1.33}$$

$$= 0.75 \, ^\circ \text{C/watt}$$

18.2.2 Mounting the Power Tab

Figure 18.8 shows various configurations of the power tab package. Some configurations of the package are provided with an anode tab for mounting directly to an appropriate heat exchanger. Because of this unique package design, it can be mounted in a variety of methods, depending upon the heat exchanger requirements and the circuit packaging methods.

As a service to its customers, the General Electric Company provides a lead and tab shaping capability. Any of the derived types shown in Figure 18.8 are available.

The tab and the leads will bend easily, either perpendicular to the flat or to any angle, and may also be bent, if desired, immediately next to the plastic case. For sharp angle bends (90° or larger), a lead should be bent only once since repeated bending will fatigue and break the lead. Bending in other directions may be performed as long as the lead is held firmly between the case and the bend, so that the strain on the lead is not transmitted to the plastic case.

The mounting tab may also be bent or formed into any convenient shape so long as it is held firmly between the plastic case and the area to be formed or bent. Without this precaution, bending may fracture the plastic case and permanently damage the unit.

When used as a lead mounted device, without heat exchanger, thermal characteristics are available from the device data sheet in the form of ambient temperature vs on-state current curves for all four types.

In-line sockets to accommodate the 2 or 3 flat leads of the power tab package are available for printed circuit board or chassis mounting. These sockets, No. 77-115 (press-fit) or No. 77-116 (flange), may be obtained from the Connector Division, Amphenol Corp., 1830 South 54th Avenue, Chicago, Illinois 60650.

BASIC TYPES	DERIVED TYPES (THE TYPES SHOWN BELOW ARE DERIVED FROM THE BASIC TYPES ILLUSTRATED IN THE LEFT-HAND COLUMN.)				
BASIC TIPES	PRINTED CIRCUIT BOARD MOUNTING (UPRIGHT OR FLAT)	RIVET OR SCREW MOUNTING TO FLAT SURFACE			
	†	and all to			
Type 1	Type 11	Type 12			
111	7,792 21	. 600 and . 61.8, 9 is fo			
	1	1			
Type 3	ani eg x 8	Type 32			
1	3				
UU					
Type 4	Type 41				

FIGURE 18.8 POWER TAB PACKAGE CONFIGURATIONS

Insulated hardware kits are available from General Electric. Kit details are given on power tab device specification sheets.

When mounting the power tab package to a heat exchanger the tab or "case" to exchanger thermal resistance $R_{\Theta CS}$ is a function of mounting method. Table 18.3 illustrates the various combinations of mounting methods with accompanying values of $R_{\Theta CS}$. The reference point for tab temperature measurements is illustrated by Figure 18.9.




FIGURE 18.9 TAB OR "CASE" TEMPERATURE REFERENCE POINT FOR POWER TAB PACKAGE


MOUNTING ILLUSTRATION	INSULATING MATERIAL	THERMAL GREASE	FASTENER USED	NOMINAL $R_{\Theta CS}$ °C/WATT
POWER TAB PACKAGE	None	None	Screw ⁽¹⁾ / Rivet ⁽²⁾	5.25
INTERFACE WITH OR WITHOUT THERMAL	None	Yes	Screw/Rivet	2.0
MFAT, EXCHANGER	None	None	60/40 Solder	.25
	.003" Mica	None	Screw/Rivet	9.15
	.003" Mica .002" Mylar	Yes	Screw/Rivet	3.75
POWER TAB PACKAGE G-32 NYLON SCREW	Tape (3) .002" Mylar	None	Screw/Rivet	10.3
INSULATING STATEMENT OUT THE WALL OR A SE	Tape .006" Black	Yes	Screw/Rivet	5.7
HEAT ENGHANGER	Elect. Tape .006" Black	None	Screw/Rivet	12.5
	Elect. Tape	Yes	Screw/Rivet	10.3

Notes: (1) 6-32 screw torqued to 5-6 in-lbs.

(2) Use good quality 3/2" diameter semi-tubular rivet and eyelet of brass backed .250" OD washers under both ends. Top washer may be omitted if rivet head is larger than 0.250" diameter. Hydraulic or pneumatic force should be used for rivet pressure application. Follow rivet manufacturer's instructions for force level values.

(3) Tapes greased on non-stick surfaces only.

18.2.3 Mounting the Power Pac Package (TO-220)



(a) Photo of Power Pac

(b) Outline Drawing of the Power Pac Package Showing Reference Temperature Locations

FIGURE 18.10 POWER PAC PACKAGE & REFERENCE TEMPERATURE LOCATIONS

The power pac package (Figure 18.10) sometimes presents a difficulty in measuring the case temperature reference point because of its inaccessibility after the device has been attached to a heat exchanger. $R_{\theta JC}$ is defined as the thermal resistance from the junction to point A on the case. However, this point becomes inaccessible to the user (not to mention the manufacturer) when the device is correctly mounted to a heat exchanger.

It has been verified experimentally that the temperature $\frac{1}{16}$ from the molding of the round center lead common to the case (T_L of point C in Figure 18.10(b)) closely approximates T_C . Experiments have shown that, with 5 mil copper-constantan thermocouples mounted to points A and C and under free air conditions and no I²R heating in the center lead, that T_L and T_C are within 1°C of each other. If the center lead conducts a 10 amp (rms) current, this will raise the T_L approximately 3°C higher than T_C . Therefore, T_C and T_L are used interchangeably and, in general:

$$R_{\Theta LS} \cong R_{\Theta CS}$$

However, $T_{\rm L}$ can also be difficult to measure because of the small size of this lead. $T_{\rm L}$ can best be measured by first lightly filing a flat surface on the rounded lead at point C. A .015" diameter hole can then be drilled completely through the lead. A 5 mil copper-constantan is then fed into this hole and soldered in place using 60/40 solder. One must still guard against measurement errors due to thermal conduction along the lead or because of I^2R heating if that lead is being used to conduct load current.

The next logical reference point would be the tab temperature (T_T) at point B, also of Figure 18.10(b). Call this thermal resistance $R_{\Theta TS}$. Unfortunately, this is not an absolute quantity but depends upon how the device is mounted. Figure 18.11 illustrates this point. There are two main paths for heat flow from point A to the heat exchanger, namely via $R_{\Theta 1}$ and $R_{\Theta 2} + R_{\Theta 3}$. $R_{\Theta 1}$ and $R_{\Theta 2}$ actually represent a distributed thermal network but it has been simplified to just two paths for clarity. The combined thermal resistance $[R_{\Theta 2} \times (R_{\Theta 1} + R_{\Theta 2})/(R_{\Theta 1} + R_{\Theta 2} + R_{\Theta 3})]$ varies from a very small value, typically .4°C/watt if the power pac is soldered down to the heat exchanger to a very high

value ($\sim 1.5^{\circ}\text{C/watt}$) if the package overhangs the heat exchanger. Since $R_{\theta JT}$ is not an absolute device quantity, it cannot be specified on the manufacturer's spec sheet.




FIGURE 18.11 THERMAL MODEL FOR THE POWER PAC CASE SHOWING THE POSSIBLE HEAT PATHS CASE TO EXCHANGER

However since by definition:

$$T_{J} = T_{C} + P \cdot R_{\Theta JC} \tag{1}$$

$$T_{J} = T_{T} + P \cdot R_{\theta JT} \tag{2}$$

it can be shown that

$$R_{\theta JT} = R_{\theta JC} + R_{\theta CS} - R_{\theta TC} \tag{3}$$

Then by listing nominal values of $R_{\theta TS}$ and $R_{\theta CS}$, $R_{\theta JT}$ can be computed and the designer can easily verify his design by placing a thermocouple at point B and using Equations 3 and 2.

Figure 18.12 illustrates some possible mounting methods for the standard power pac package. Table 18.4 lists nominal thermal resistance values for each of the configurations shown in Figure 18.12.




FIGURE 18.12 STANDARD POWER PAC PACKAGE MOUNTING CONFIGURATIONS

Formed lead configurations of the power pac package are available for TO-66 equivalent mounting and other configurations as shown in Figures 18.13(a) and (b).

Mounting Illustratio Figure 18.12	n Electrical	Grease	Type of (6) Mounting	Nominal R _{0T8}	Nominal R _{OCS}
(a)	None	None	Screw ⁽¹⁾ / Rivet ⁽²⁾	0.5°C/W	1.85°C/W
(a)	None	Yes	Screw ⁽¹⁾ / Rivet ⁽²⁾	0.3	1.45
(b)	None	Yes	Screw ⁽¹⁾ / Rivet ⁽²⁾	0.5	2.0
(c)	None	None	60/40 Solder ⁽⁵⁾	0.028	0.45
(d)	.003" Mica Washer	None	Screw/Rivet	4.9	6.5
(d)	.003" Mica Washer	Yes(3)	Screw/Rivet	1.3	2.5
(d)	Mylar	None	Screw/Rivet	5.2	6.8
(d)	Mylar	Yes(4)	Screw/Rivet	2.6	3.9
(d)	Black Elect. Tape	None	Screw/Rivet	6.4	8.0
(d)	Black Elect. Tape	Yes	Screw/Rivet	3.9	5.3

Notes: (1) 4-40 screw to 6 minimum, 8 maximum in-lbs.

(2) Use good quality 1/8 inch diameter semi tubular rivet and eyelet of brass backed by 0.300 inch OD washers under both ends. Top washer may be omitted if rivet head is larger than 0.300 inch diameter. Hydraulic or pneumatic force should be used for rivet pressure application. Follow rivet manufacturer's instructions for force level values.

(3) Mica washer greased on both sides.

(4) Tapes greased on non-stick surfaces only.

(5) Maximum solder temperature — 200°C. Activated flux is recommended.

(6) Mounting hardware or tools must not touch plastic body.

TABLE 18.4 CASE TO HEAT EXCHANGER THERMAL RESISTANCE VALUES FOR POWER PAC PACKAGE






FIGURE 18.13(a)
(b)
T0-66 EQUIVALENT & OTHER POWER PAC PACKAGE CONFIGURATIONS
SUGGESTED MOUNTING METHODS FOR POWER PAC PACKAGE
TYPES 2 THROUGH 6

Insulated hardware kits are available from General Electric. Kit details are given on power pac device specification sheets.

The leads of the power pac package may be bent subject to the same constraints of Section 18.2.2 stated for the power tab leads. More detailed plastic thyristor mounting data is in Application Note 200.55.

18.2.4 Mounting the Press Fit Package

Many medium current SCR's employ the popular "press fit" package shown in Figure 18.14(a).





(a) Photo of Press Fit Package

(b) Mounting the Press Fit Package

FIGURE 18.14 PRESS FIT PACKAGE

This package is designed primarily for forced insertion into a slightly undersized hole in the heat exchanger. When properly mounted this type of SCR has a lower thermal drop to the heat exchanger than the stud type mounting. Also, in high volume applications the cost of this type of mounting is generally less than that for the stud type of SCR.

The following simple procedures should be followed when press-fitting appropriate SCR's:

- 1. Heat exchanger materials may be copper, aluminum, or steel in order of preference. The heat exchanger thickness should be a minimum of 1/8 inch, the width of the knurl on the housing.
- The hole dimensions are shown in Figure 18.14. The hole may be punched and reamed in a flat plate or extruded and sized in sheet metal. A slight chamfer on the hole should be used to guide the housing.
- 3. To insure maximum heat transfer the entire knurl should be in contact with the heat exchanger. The unit must not be inserted into the heat exchanger past the knurl. This is to prevent the header from taking pressure off the knurl in a deep hole.
- 4. The insertion force must be limited to 800 pounds. This is to prevent misalignment with the hole and/or excessive unit-tohole interference. Pressure must be uniformly applied to the face of the header as shown in Figure 18.15.



FIGURE 18.15 AREA OF APPLYING PRESSURE TO PRESS-FIT POWER SEMICONDUCTOR

If the device is inserted in the above prescribed manner (using a copper heat exchanger), the thermal resistance, case to heat exchanger, will be less than 0.5°C/watt. The insertion is generally accomplished by means of an hydraulic ram. Reading the pressure and knowing the piston area, one can pre-set the maximum insertion force. Another possible insertion method which is simple to employ, but which gives no provision for measuring insertion force, is accomplished by the use of two blocks of wood and a bench vise as shown in Figure 18.16.




FIGURE 18.16 USE OF VISE TO INSERT PRESS-FIT POWER SEMICONDUCTOR

There are commercially available heat exchangers specifically designed to accommodate press-fit devices. One such is a radial fin semiconductor cooler (NC-300-R series) manufactured by Wakefield Engineering Inc. These coolers are available in different sizes with hole accommodation for one or two press-fit units.

Several other mounting methods for press-fit devices are possible. Different types of mountings will demonstrate different thermal characteristics and in a good many cases the characteristics will not be readily predictable from theory. For suggestions on different mounting techniques, see Reference 5.

18.2.5 Mounting the Stud Type SCR

The stud-mounted SCR is a particularly flexible component and has wide acceptance. This type of SCR uses a copper or aluminum stud with a machine thread for making mechanical, electrical and thermal contact to a heat exchanger of the user's choosing.

If the hole is punched, the fin should be subsequently blanked. If the hole is drilled, the burr should be carefully removed. The hole size should be between 0.005 and 0.015 inch larger than the stud outside diameter. If the stud has a fillet where the thread meets the flat surface of the hex, the fin hole should be chamfered to prevent the stud from hanging up on this fillet.

Mounting straight threaded copper studs into a threaded hole in an aluminum fin is not recommended. Unequal temperature coefficients of expansion of aluminum and copper cause "thermal ratcheting." This tends to unscrew the copper stud from the threaded hole as the temperature cycles. The result is higher stud-fin contact thermal resistance.

Where a copper stud is screwed into a tapped hole in a copper heat exchanger, extreme care must be taken to assure that drilling and

tapping are at right angles with the heat exchanger surface.

When mounting studs to a fin through a clearance hole by means of a nut on the backside, relaxation and metal creep may cause the mounting to gradually loosen. This condition is accelerated by temperature cycling and is dependent upon the magnitude of the time-temperature relation. As a consequence of this condition, the stud-fin contact thermal resistance will increase with time-at-temperature because of a loss of contact pressure. Tests have shown that after 1000 hours of operation, the stud-fin contact thermal resistance can increase as much as three times the initial value.

To minimize the effect of relaxation, which is common in any fastener under torque, it is recommended that a belleville spring washer be used between the nut and fin. A commercially available nut-belleville washer assembly, made by Shakeproof Corp., Elgin, Illinois, has been found to be satisfactory for maintaining the initial stud-fin contact thermal resistance. Tests using the $\frac{3}{5}$, $\frac{1}{2}$ and $\frac{3}{4}$ inch nut-washer assembly, Shakeproof numbers ND16470, ND16105, and ND16501 respectively, showed a 11 per cent maximum increase in the initial stud-fin contact thermal resistance after 1000 hours at 150°C.

Good thermal contact between the semiconductor stud and the heat exchanger requires adequate pressure between these two surfaces as applied by torque on the threads of the device. However, torque beyond a certain point no longer improves the thermal contact and may mechanically stress the SCR junction and materials soldered or brazed to the stud inside the housing. Permanent damage to the device characteristics may result. For this reason, precise adherence to the manufacturer's torque recommendations is necessary, and a torque wrench should always be used in mounting this type of semiconductor.

Data sheets list recommended torque values. The torques are for clean, dry threads except for the C280, C282, C286 and C290 SCR types and A291, A295 rectifier types where torque values apply for greased threads. Also, on semiconductors with a %-24 stud or larger, the torque is applied on the nut while holding the semiconductor stationary.

Torque wrenches, such as those made by the P. A. Sturtevant Company, should be chosen for the accurate range of torque that is to be used on a given rectifier diode or SCR.

18.2.6 Mounting the Flat Base Semiconductor

A number of General Electric high current SCR's and rectifier diodes are provided in a flat base package such as shown in Figure 18.17. At present only one package size is available in this flat base configuration and therefore our discussion can be specific. However, the points covered will generally apply to any similar flat-base package.



FIGURE 18.17 THE FLAT-BASE POWER SEMICONDUCTOR

The following mounting hardware is supplied with each device:

4 bolts (2 lengths)

2 hex nuts

1 spring clamp

2 spacers

For those mounting situations requiring a second spring clamp (see Figure 18.19), it should be requested when ordering SCR. The second clamp for this SCR is supplied at no additional cost. Heat exchanger surface preparation is described in Section 18.2.1.

18.2.6.1 Heat Exchanger Thickness

- 1. For all heat exchangers over \%" in thickness at mounting surface, two holes are to be drilled and tapped for a \%6-18 UNC2A bolt to a depth of \%". See Figure 18.18,
- 2. For all heat exchangers 7/8" and under in depth, two clearance holes are to be drilled for a 5/16" bolt, 2½" ± 1/14" apart, center line to center line.




FIGURE 18.18 DRILLING THE HEAT EXCHANGER FOR HEAT EXCHANGERS THICKER THAN 7/6 INCH

18.2.6.2 Mounting Procedure


- Place the spring washer down over the cell, (A) and insert the two bolts with washers in mounting holes of the spring clamp.
 When mounting this cell to the heat exchanger, insert two spacers (0.335 ± .001" in height) between the spring clamp and heat exchanger on the bolts (see Figures 18.18, 18.19(a)).
- 2. Run both bolts or nuts down symmetrically with the fingers till they contact the spring; then with a torque wrench alternately turn the bolts or nuts ½ turn maximum apiece until they contact the spacers. (B) Then back off, 1 flat (60°). (C) Wipe excess grease from around the base of the cell.

a) On heat exchangers thicker than .88" use .3125 - 18UNC-2A x 1.25" long bolts. See Figure 18.18.

b) On heat exchangers from .25" to .88" thick use longer bolts and a back-up spring clamp or equivalent. See Figure 18.19(a).

c) Heat exchangers under .25" shall not be used.

- 3. When connecting the cell lead to its terminal do not put a strain on the lead by using a bolt or similar implement to bring the terminal hole in the lead in line with its contact point. This lead should be positioned so that the terminal lines up before assembling the bolt through the hole in the lug of the cell lead.
- 4. If current take-off is used as shown in Figure 18.19(c), the maximum thickness of the take-off should be added to spacer height. If a stud which incorporates the spacer is used, dimensions "C" and "D" should be increased by maximum thickness of the take-off. As an example, if take-off thickness is .094" ± .003" spacer height will be (.346" + .097") ± .001".



(a) Mounting With Through Bolts




FIGURE 18.19 MOUNTING THE FLAT BASE PACKAGE

18.2.7 Mounting the Press Pak SCR

The outstanding advantage of the press paks shown in Figure 18.20 are their improved heat transfer characteristics in double-side cooled applications. The large smooth flat anode and cathode surfaces provide two direct heat flow paths which allow approximately 60% more power dissipation at the same junction temperature than the conventional stud-mounted package. This increase in performance is obtained at the expense of a more optimized mounting.

The press pak is a pressure mounted device wherein the pressure is externally applied and retained; that is, proper internal as well as external electrical and thermal contacts are maintained by pressure mounting the press pak between two heat exchangers. Of course, single sided cooling is also feasible with a heat exchanger on one side and a retaining surface on the other side.




FIGURE 18.20 PRESS PAK PACKAGES AVAILABLE FROM GENERAL ELECTRIC


18.2.7.1 Mounting Clamp Requirements

Clamp requirements are listed below.

a) Provide provision for insuring that the force is applied through the center line of the SCR. Figure 18.21(a) illustrates what can happen should the clamp not provide for this. The resulting uneven force distribution and subsequent poor thermal and electrical contact will seriously impair device performance.




(a) Clamp Without Swivel



(b) Clamp With Sink Having Inadequate Rigidity

FIGURE 18.21 POTENTIAL PRESS PAK MOUNTING PROBLEMS


Figure 18.22 illustrates the manner in which the GE Series 2500 mounting clamp provides for force centering by means of the swivel point on top of the pressure pad in conjunction with provision for use of a grooved locating pin between the semiconductor and exchangers.



(a) Cross Section



(b) Photo



(c) Single Side Terminal

NOTES:

- The backup brace should be used when the mounting web of the heat exchanger is not sufficiently thick to prevent the heat exchanger from bending when the clamp is tightened. Extruded aluminum heat exchangers with mounting webs less than 3/8" thick require this brace in order to withstand the full 2500 lbs. mounting force. Refer to MOUNTING PROCE-DURE for complete mounting instructions.
- 2. The semiconductor device to be mounted must be positively located in the center of the clamp. A $\frac{1}{2}$ %" diameter by $\frac{1}{2}$ 4" long grooved or spring pin is recommended for locating the device. Use a #30 drill (0.1285" dia.) for the hole in the heat exchanger.

FIGURE 18.22 SERIES 2500 PRESS PAK MOUNTING CLAMP

b) Maintain rated SCR package force level with provision for easily and reliably measuring force applied in assembly or in the field. Furthermore calibration means for measuring device where possible is advantageous. Figure 18.23 illustrates the operation and calibration of the force gauge designed to be used with the GE Series 2500 Series Clamp.

Place the Force Indicator Gauge firmly against the springs, as shown on the Outline Drawing, so that both ends and the middle are in solid contact with the springs (see top of Figure 18.21). The upper points of the gauge will then indicate the spring deflection, or force; correct mounting force is indicated when the points coincide. Examples:

Points Lined Up




Less than rated force. Tighten nuts alternately ¼ turn at a time until points coincide.

Correct force.

Excessive force. Loosen nuts and start over. *NEVER* try to adjust spring force by backing off the nuts, spring friction will produce false readings. Always start at Step 1.

(a) Use of GE Series 2500 Force Gauge



To Calibrate Force Gauge:

If the gauge is suspected of being out of calibration due to wear or damage, check it on a flat surface as shown below.

If the points are not $0.300 \pm .010$ apart, calibrate the gauge by filing the bottom contact points.

(b) Calibration of GE Series 1000 and 2500 Force Gauges

- c) Force spreading. The force should be transmitted through the clamp insulator by means of a pressure pad to prevent possible fracturing of the insulator and cold flow due to application of excessive compressive forces in the insulating material (see Figure 18.22).
- d) Insulator dimensions. The insulator should provide creep and strike distances equal to or greater than the press pak it is clamping.
- e) Provisions for maintaining assembly rigidity should be part of the clamping system. Figure 18.21(b) illustrates the uneven contact surface resulting from too weak of an exchanger on the bottom surface of the press pak. The GE clamps are supplied with an optional stiffening brace shown in Figure 18.22 (Note 1) to preclude this problem.
- f) Temperature Limitations. All insulating materials and springs have temperature limitations.

Component limitations should be given. This is most apt to be a problem when cooling rectifier diodes where case temperatures greater than 100°C are the norm. The series 1000 and 2500 press pak clamps are capable of operating at insulator temperatures up to 125°C and spring temperatures up to 110°C . Clamp temperature can be reduced by inserting ceramic or other poor thermal conductivity material between the clamp insulator body and the heat source. The material should be mechanically stable with time at temperature to insure maintenance of clamp force levels by preventing spring relaxation. Rectifier diodes operated at rated T_J and single side cooled will always require a thermal insulating member between clamp and cell when the clamp insulator is opposite the heat exchanger.

Press pak semiconductors may be mounted using other than GE clamps but attention of force requirements listed on device data sheets (generally 800 lbs for ½" press paks and 2000 lbs for the 1" press pak except the 600 series which requires 4000 lbs per cell) must be adhered to in addition to the above requirements. Table 18.5 gives the basic data for GE power pak clamps.

Clamp No.	Data Sheet No.	Force Range Pounds	Insulator Dimension Inches—Max. A B C ⁽¹⁾	Center Line Mounting Hole Dimension Min.—Max. Inches D ⁽¹⁾	Mounting Hole Diameter Inches
1000	170.48	700-900		2.115-2.135	$0.516 \pm .005$
2500	170.49	2200-2400	1.000 x 1.270 x 4.520	3.095-3.105	$0.875 \pm .005$

⁽¹⁾ Dimensions A, B, C and D refer to Figure 18.22.

Detailed mounting instructions concerning clamp tightening and available bolt lengths are found on the clamp data sheets. Press pak interface thermal resistance values; case-exchanger are found in Table 18.1.

18.2.7.2 Multiple Unit Mounting

18.2.7.2.1 Parallel

The symmetry of the top and bottom surfaces of the press pak permit a variety of mounting configurations. In some applications it is desirable to mechanically parallel units. An electrical inverse parallel connection may be used as in Figure 18.24(a) or an electrically paralleled connection as in Figure 18.24(b) may be employed. The devices must not be clamped between two rigid heat exchangers because of difference in device height. One rigid heat exchangers may be common to the units on one side; on the other side either individual exchangers should be used or the heat exchangers should be flexible enough to permit good contact with each Press Pak surface. Individual clamps are needed for each device to provide the specified force. Figure 18.25(a) shows a photo of a parallel assembly available from GE as a complete unit.






FIGURE 18.24 PARALLEL MOUNTING OF PRESS PAKS



(a) Parallel (Forced Air Cooled)



(b) Series (Liquid Cooled)

FIGURE 18.25 EXAMPLES OF MOUNTED PRESS PAKS FROM FACTORY
AS STANDARD ASSEMBLIES

18.2.7.2.2 Series

In-line mounting is suitable for many applications. It has the advantage of employing only one clamp. Many electrical configurations are possible with in-line mounting. Figure 18.26(a) shows a series string which could be used for high voltage circuits, or top and bottom terminals could be connected together to produce an inverse parallel pair. Figures 18.26(b) and 18.26(c) are doubler circuits (cathode common or anode common); here top and bottom terminals could be tied together to yield a parallel pair.




FIGURE 18.26 SERIES MOUNTING OF PRESS PAKS

Figure 18.25(b) illustrates a photo of a series liquid cooled assembly available from GE. Due to thermal expansion and contraction care should be taken in seriesing more than two cells in a given assembly. Reference 6 gives detailed calculations for making design decisions relative to material use and dimensions of a multi-cell assembly.

18.2.7.3 Handling of Press Pak

Although the press pak is a rugged component, reasonable care in handling is recommended. Dropping, or other hard jarring, of the devices can damage the silicon pellet and destroy electrical characteristics. Dents, nicks, or other distortion of the contact surfaces will also retard the flow of heat through the heat exchanger and cause the junction to overheat.

18.2.8 Unit Pak Mounting

The unit pak as shown in Figure 18.27 is intended for one-side cooling by application to one heat exchanger with two bolts. The unit pak comes from the factory equipped with both clamp and current take-off. The standard current take-off is shown, but other configurations are available and are needed should the unit pak be used with liquid cooled heat exchangers.




FIGURE 18.27 UNIT PAK CLAMP OUTLINE

The unit pak is only compatible with C501, C520, C530, C506, C507, C508, C510 SCR's and A500, A540 and A570 rectifier diodes.

18.2.8.1 Preparation of Heat Exchanger

With heat exchanger thickness of .80", or greater, use tapped hole for steel Helicoil #1185-5LN-781. If Helicoil is not used, tap hole for \(\frac{5}{6}\)"-18 thread with a minimum of 1" length of bolt engagement in heat exchanger.

If aluminum, thinner than .80" but thicker than .375", is used, the bolts should be secured with the standard 16"-18 steel nut supplied with the Unit Pak

For heat exchanger mounting area thinner than .375" use a hardened back-up plate of steel, approximately 0.5" thick x 1" wide x 3.500" long.

18.2.8.2 Mounting Procedure

- 1. Check mounting surface for foreign particles, nicks, etc. Wipe off with lint-free paper towel.
- 2. Place Unit Pak on greased heat exchangers with end of bolts in mounting holes. By pressing Unit Pak down to the heat exchanger the bolts will snap up to align properly.
- 3. Pull down bolts hand tight with spring leveled. Locate current take off in desired orientation.
- 4. Turn each bolt 1½ turns with a wrench. Adjust level of spring with an additional 1 to 3 flats. The spring should now be flat and can be checked with a straight edge. Adjust the spring for flatness by turning an additional 1 to 3 flats on each bolt.

18.3 SELECTING A HEAT EXCHANGER

Heat exchanger selection is governed by the SCR package and environmental constraints. Because the heat exchanger thermal path is in series with the SCR package thermal resistance, diminishing returns are reached rapidly when attempts are made to make $R_{\Theta SA}$ substantially lower than $R_{\Theta JC}.$ For this reason this section is divided into two sub-sections dependent upon SCR current ratings which in turn determine a particular range of heat exchanger types.

18.3.1 Low to Medium Current SCR's

SCR's in this classification have a $R_{\theta JC}$ falling in the range of 1 to 10°C/watt . Consequently heat exchangers typically used have $R_{\theta SA}$ values of from 1 to 30°C/watt . The design used most often in this range is the flat plate or "fin" and variations of it. The flat fin's chief advantage is its low cost and design flexibility. Heat is dissipated from the fin to the ambient air by both radiation and free or forced convection heat transfer. Fin selection is accomplished by use of design nomographs as illustrated in the following paragraphs.

18.3.1.1 Designing the Flat Fin Heat Exchanger

18.3.1.1.1 General

Because the mechanisms of radiation and convection heat transfer are of distinctly different nature, the so-called heat transfer coefficient

Symbol	Definition	Dimensions
A	Surface Area of Fin	in. ²
c	Thermal Capacity	watt-sec/lb. °C
h	Heat Transfer Coefficient	watts/in.2 °C
k	Thermal Conductivity	watts/°C-inch
L	Length of Fin (in specified direction)	inches
q	Rate of Heat Flow	watts
Ť	Temperature	°C
ΔT	Temperature Difference	°C
T_{S}	Surface Temperature of Heat Exchanger	°C
TA	Ambient Temperature	°C
V	Air Velocity	ft./min.
€	Radiation Surface Emissivity	
η	Fin Effectiveness	BLE II
$\dot{R}_{\Theta_{SA}}$	Thermal Resistance (Exchanger to Ambient)	°C/watt

TABLE 18.6 BASIC THERMAL UNITS

(h) for each effect must be calculated separately and combined with the fin effectiveness (η) to determine the over-all heat transfer coefficient if any degree of confidence is to be placed in the analytical design. The rate of heat flow, q, from the fin to the ambient air can be expressed as follows:

$$q = h A_{\eta} \Delta T \tag{18.4}$$

Correspondingly the fin's thermal resistance can be expressed by

$$R_{\Theta_{SA}} = \frac{1}{h A \eta} \tag{18.5}$$

where h = total heat transfer coefficient of the fin

A = surface area of the fin η = fin effectiveness factor

 ΔT = temperature difference between hottest point on fin and ambient

 $R_{\theta_{SA}}$ = Thermal resistance (exchanger to ambient)

Table 18.6 lists these and other symbols used in the following discussion together with their dimensions.

A short discussion on each of the major factors in Equation 18.4 will reveal the variables on which they depend. The examples cited all apply to the same size fin and temperature conditions so that the reader can compare the relative magnitude of each of the various mechanisms of heat transfer.

It should be emphasized that while the individual equations are quite accurate when the conditions on which they are based are fulfilled in detail, the practical heat exchanger design will depart from the conditions to some extent because of local turbulence in the air due to mounting hardware and leads, thermal conduction down the electrical leads and the mounting for the fin, nearby radiant heat sources, chimney cooling effects caused by other heated devices above or below the cooling fins, etc. Fortunately most of these additional effects enhance rather than reduce the heat transfer. Therefore, it is common practice to disregard these fringe effects in the paper design stages except

where designs are being optimized to a high degree. Even in a highly optimized design, precisely calculated values may be subjected to substantial corrections when the design is actually checked in the prototype. The final measure of the effectiveness of the cooling fin will always be the fin temperature at the case which should never be allowed to exceed the manufacturer's rating for a given load condition.

18.3.1.1.2 Radiation

For stacked fins with surface emissivity of 0.9 or more and operating up to 200°C, the radiation coefficient $(h_{\rm r})$ can be closely approximated by the following equation:*

$$h_r = 1.47 \times 10^{-10} \epsilon (1 - F) \left(\frac{T_s + T_A}{2} + 273 \right) \frac{3 \text{ watts}}{\text{in.}^2 \circ C} (18.6)$$

where $\epsilon = \text{surface emissivity (see Table 18.7)}$

F = shielding factor due to stacking (F = 0 for single unstacked fins)

 T_8 = surface temperature of cooling fin (°C)

 T_A = ambient temperature (°C)

Table 18.7 indicates the wide variation in emissivity for various surface finishes. In free convection cooled applications, the radiation component of the total heat transfer is substantial, and it is therefore desirable to maximize radiation heat transfer by painting or anodizing the fin surface.

Note that oil paints regardless of color improve surface emissivity

to practically an ideal level (unity).

Figure 18.28 presents Equation 18.6 in the form of a nomogram which considers the detrimental effects of stacking cooling fins. As fin spacing is reduced shielding effects become more marked, and radiation heat transfer is reduced.




FIGURE 18.28 RADIATION NOMOGRAM (EMISSIVITY = 0.9)

Surface	Emissivity (ε)
Anodized Aluminum	0.7-0.9
Commercial Aluminum (Polished)	0.05
Aluminum Paint	0.27 - 0.67
Commercial Copper (Polished)	0.07
Oxidized Copper	0.70
Rolled Sheet Steel	0.66
Air Drying Enamel (any color)	0.85-0.91
Oil Paints (any color)	0.92-0.96
Lampblack in Shellac	0.95
Varnish	0.89-0.93

TABLE 18.7 EMISSIVITIES OF COMMON SURFACES

Example of Use of Radiation Nomogram

Given: - Stack composed of 3" x 3" square cooling fins

1" spacing between fins

ambient temperature = 40°C
fin surface temperature = 100°C

Problem: Determine coefficient of radiation heat transfer (h_r) and total radiation heat transfer (q_r) assuming fin effectiveness = 1. (See Section 18.3.1.1.5)

Solution: $T_G = \frac{T_S + T_A}{2} = \frac{100 + 40}{2} = 70$ °C

Following the dashed line sequence starting at 1 for the above conditions, $h_r = .0024 \text{ w/in.}^2 \,^{\circ}\text{C}$.

 $\rm q_r=h_r~A~\Delta T=(.0024~watts/in.^2~^{\circ}C)~(3~x~3~in.^2)~(2~sides)~(100-40^{\circ}C)=2.6~watts~per~fin.$

For single unstacked fins surrounded by 40°C ambient $h_r = .0054$ watts/in.² °C by the indicated line on the nomogram. $q_r = h_r$ A $\Delta T = (.0054)$ (3 x 3 x 2) (100 - 40) = 5.8 watts per fin.

18.3.1.1.3 Free or Natural Convection

For vertical fins surrounded by air at sea level and at surface temperatures up to 800°C, the free convection heat transfer coefficient (h_c) can be approximated by the following equation which assumes laminar flow of the cooling medium:²

$$h_{c} = 0.00221 \left(\frac{\Delta T}{L}\right) 0.25 \frac{\text{watts}}{\text{in.}^{2} \, {}^{\circ}\text{C}}$$
 (18.7)

where $\Delta T =$ temperature difference between surface and ambient air (°C)

L = vertical length of fin (inches)

This equation remains conservative for fin spacing down to approximately $\sqrt[4]{L}$ inch. Figure 18.29 presents Equation 18.7 in the form of a nomogram for convenience.

*This equation can be derived from Equations 31-3 and 31-90 in Reference 1.




FIGURE 18.29 FREE CONVECTION NOMOGRAM (VERTICAL FINS-SEA LEVEL AIR)

Example of Use of Free Convection Nomogram

Given: $-3'' \times 3''$ square cooling fin

- ambient temperature = 40° C

- fin surface temperature = 100° C

Problem: Determine free convection coefficient of heat transfer (h_c) and total convection heat transfer (q_c) assuming fin effectiveness

Solution: $\Delta T = T_S - T_A = 100 - 40 = 60$ °C

L = 3 inches

As shown by dashed line on nomogram, $h_{\rm c}=.00465$ watts/ in.2 $^{\circ}\text{C}.$

 $q_e=h_e~A~\Delta T=$ (.00465 w/in.² °C) (3 x 3 in.²) (2 sides) (100 - 40°C) = 5.02 watts.

Altitude derating factors for the free convection heat transfer coefficient are shown in Figure 18.30 for fins from ½ inch to 2 feet on a side.




FIGURE 18.30 EFFECT OF ALTITUDE ON FREE CONVECTION HEAT TRANSFER

18.3.1.1.4 Forced Convection

When air is moved over cooling fins by external mechanical means such as fans or compressors, heat transfer is improved and the convection heat transfer coefficient can be approximated by the following equation:*

$$h_c = 11.2 \sqrt{\frac{V}{L}} \times 10^{-4} \text{ watts/in.}^2 \text{ °C}$$
 (18.8)

where V = free stream linear cooling air velocity across fin surface (ft./min.)

L = length of fin parallel to air flow (inches)

This equation is based on laminar (non-turbulent) air flow which exists for smooth fin lengths up to $L\cong C/V$, where C is a constant given in Table 18.8 for various air temperatures. For L>C/V, air flow becomes turbulent and heat transfer is thereby improved. Turbulent air flow and the resultant improvement in heat transfer may be achieved for shorter L's by physical projections from the fin such as wiring and the rectifier cell itself. However, turbulence increases the power requirements of the main ventilating system. Minimum spacing

for the above is B $\sqrt{\frac{L}{V}}$ inches where B is also a constant given in Table 18.8.

A	Air Temperature	В	TA A C
	25°C	3.4	37,000
	55°C	3.8	45,000
	85°C	4.1	52,000
	125°C	4.5	63,000
	150°C	4.7	70,000

TABLE 18.8 LAMINAR FLOW LIMITATIONS

^{*}This is accurate within 1% of Equation 7.48, Reference 2, p. 149 for air properties up to 250°C.

Figure 18.31 presents a nomogram for convenience in solving the forced convection equation, Equation 18.8 above.




FIGURE 18.31 FORCED CONVECTION NOMOGRAM

Example of Use of Forced Air Convection Nomogram

Given: $-3'' \times 3''$ square cooling fin

- air velocity = 300 linear FPM

- ambient air = 40°C

- fin surface temperature = 100°C

Problem: Determine forced convection heat transfer coefficient (h_c) and total convection heat transfer (q_c) assuming fin effective-

ness = 1.

Solution: L = 3 inches, V = 300 LFPM

As shown on dashed line on nomogram, $h_e = .011$ watt/

in.2 °C.

 $q_c=h_c$ A $\Delta T=$ (.011 watts/in.² °C) (3 x 3 in.²) (2 sides) (100 - 40°C) = 11.9 watts.

18.3.1.1.5 Fin Effectiveness

For fins of thin material, the temperature of the fin decreases as distance from the heat source (the SCR) increases due to effects of surface cooling. Thus calculations of heat transfer, such as those above, which are based on the assumption that the fin is at a uniformly high temperature are optimistic and should be corrected for the poorer heat transfer which exists at the cooler extremities of the fin. The correction

factor which is used is called fin effectiveness (η) . η is defined as the ratio of the heat actually transferred by the fin, to the heat that would be transferred if the entire fin were at the temperature of the hottest point on the fin. The hottest spot, of course, is adjacent to the stud of the SCR. The effectiveness depends on the length, thickness, and shape of the fin, on the total surface heat transfer coefficient h, and on the thermal conductivity k of the fin material. As defined in Equation 18.4, the total actual heat transfer may be calculated by multiplying the fin effectiveness factor by the total surface heat transfer (determined by adding the radiation and convection heat transfer as calculated in the examples above).




FIGURE 18.32 FIN EFFECTIVENESS NOMOGRAM FOR FLAT, UNIFORM THICKNESS FIN

Fin effectiveness can be computed by means of the nomogram shown in Figure 18.32. The typical sequence of proceeding through the nomogram is indicated by the encircled numbers adjacent to the scales.

Example of Use of Fin Effectiveness Nomogram

Given: - Stack composed of 3" x 3" square p

 Stack composed of 3" x 3" square painted aluminum fins, each 1/64 inch thick.

- Effective stud hex diameter d = 0.59 inch.

- 1 inch spacing between fins - 300 LFPM air velocity

- Fin temperature at stud = 100°C.

- Ambient air temperature = 40°C.

Problem: Determine total heat transfer of each fin.

Solution:

1st Step: Determine total heat transfer coefficient. Radiation heat transfer coefficient $h_{\rm r}=.0024$ w/in.² °C per example in Section 18.3.1.1.2.

Convection heat transfer coefficient $h_c=.011~{\rm w/in.^2~^{\circ}C}$ per example in Section 18.3.1.1.4.

Total heat transfer coefficient = $h_r + h_c = .0024 + .011$, h = .0134 w/in.² °C.

2nd Step: Determine fin effectiveness factor from nomogram.

b =
$$0.564E - d/2 = (0.564)(3) - \frac{0.59}{2} = 1.39$$
"
D/d = $\frac{1.128 \times 3}{0.59} = 5.64$

For h = .0134 w/in.² °C and thickness δ = .0155 inch. α = 0.58 as indicated by the dashed line on the nomogram. Through b = 1.39 and α = 0.58, a line is extended to the graph where D/d = 1. Projecting horizontally on this graph to D/d = 5.64, η is found to be 0.67.

3rd Step: Determine total heat transfer.

Total heat transfer $q = h A_{\eta} \Delta T$

 $q = (.0134 \text{ w/in.}^2 \text{ °C}) (18 \text{ in.}^2) (0.67) (100 - 40 \text{ °C})$

= 7.2 watts per fin.

For fin materials other than copper or aluminum, use the "copper" scale on the nomogram by multiplying the actual fin thickness by the ratio of the thermal conductivity of the material being considered to the thermal conductivity of copper. Thus, for a $\frac{1}{16}$ inch steel fin, enter axis 2 on the copper scale at 0.125 inch x 1.16/9.77 = 0.015 inch. Thermal conductivities of several commonly used fin materials are given in Table 18.9.

Material	Density (lbs/in.³)	Heat Capacity (c) (watt-sec./lb. °C)	Thermal Conductivity (k) (watts/in. °C)
Aluminum	0.098	407	5.23
Brass (70 Cu, 30 Zn)	0.30	179	2.70
Copper	0.32	175	9.77
Steel	0.28	204	1.16

TABLE 18.9 THERMAL PROPERTIES OF HEAT EXCHANGER MATERIALS

In general, it will be found that fin thickness should vary approximately as the square of the fin length in order to maintain constant fin effectiveness. Also, a multi-finned assembly will generally have superior fin effectiveness and will make better use of material and weight than a single flat fin.

18.3.1.1.6 Typical Example of Complete Fin Design

Given:

- Four C35 SCR's with %6" hex and ¼4"-28 thread are operated in a single-phase bridge at 10 amperes DC maximum each. The specifications for this rectifier indicate that at this current level each SCR will develop 16 watts of heat losses at its junction and that for satisfactory service at this current level, the stud temperature should be maintained below 92°C. The maximum ambient temperature is 40°C and free convection conditions apply.

Problem: Design a stack of fins to adequate cool the four SCR's in this bridge circuit.

Solution:

1st Step: Determine maximum allowable fin temperature at radius of stud hex. From Table 18.2, the thermal resistance from stud to fin for a joint with lubricant is 0.25° C/watt maximum. The maximum fin temperature therefore must not exceed 92° C - $(0.25^{\circ}$ C/watt x 16 watts) = 88°C.

2nd Step: Estimate required fin designs based on space available: 6" x 6" painted vertical fins at one inch spacing. Material .08 inch thick steel. Assume all cell losses are dissipated by fin.

3rd Step: Determine surface heat transfer coefficient and fin effectiveness of estimated fin design:

Radiation (from Nomogram in Figure 18.28)

$$T_G = \frac{88 + 40}{2} = 64$$
 °C $h_r = .00145$ w/in.² °C

Free Convection (from Nomogram in Figure 18.29)

$$\Delta T = 88 - 40 = 48$$
°C $\frac{h_c}{h_{total} = .0037 \text{ w/in.}^2 \text{ °C}}{h_{total} = .0052 \text{ w/in.}^2 \text{ °C}}$

Fin Effectiveness (from Nomogram in Figure 18.32)

$$D = 1.128E = 1.128 \times 6 = 6.768$$

$$d = 0.57$$

$$b = 0.564E - d/2 = 0.564 \times 6 - \frac{0.57}{2} = 3.0$$

D/d =
$$\frac{6.768}{0.57}$$
 = 11.8; δ Cu = (.08) $\frac{1.16}{9.77}$ = .0095 in.

Using these parameters in the nomogram, $\eta = 55\%$.

4th Step: Determine total heat transfer for estimated fin.

$$q = h A_{\eta} \Delta T$$

= (.0052) (6 x 6 in.2) (2 sides) (0.55) (86 - 40°C)
= 9.7 watts

5th Step: Determine error in approximation. Re-estimate fin requirements, and recalculate total heat transfer. In this example, the capabilities of the initial fin design fell considerably below the requirements of 16 watts. To sufficiently in-

erease the heat transfer, a 1/4" thick copper fin would be needed. Alternately a thinner fin of larger area could be used.

From the above example it is seen that the fin heat transfer or thermal resistance is a function of temperature as well as fin material, size and geometrical configuration. Because of this fin operating temperature conditions must always be known regardless of procedure used to select fin, i.e., from a manufacturer's catalog (see Tables 18.10, 18.12) or from the above design procedure. To give the designer some perspective on the subject, Figure 18.32 is shown for the power tab package at typical operating conditions. Similar curves can be made up by using the above design procedure for thicker fins and other SCR packages such as the power tab.




FIGURE 18.33 HEAT EXCHANGER SQUARE FIN DESIGN FOR POWER TAB PACKAGE (SINGLE FIN)

18.3.1.2 Example of Calculating the Transient Thermal Impedance Curve for a Specific Heat Exchanger Design

Problem: A cell is mounted on a painted copper fin ½6" thick and 4" on a side. The fin is subjected to free convection air conditions. Find the transient thermal impedance curve for this fin. Assume that the temperature throughout the heat exchanger is uniform even under transient loading, thus permitting the heat exchanger to be represented by a single time constant. This is a good assumption for fins of relatively thick cross-section and fin effectiveness close to unity. This approach also assumes that the thermal capacity of the heat exchanger is large compared to the thermal capacity of the cell.

$$\begin{array}{lll} \mbox{Solution: From fin design curves} & h_r = .005 \mbox{ watt/inch}^2 \mbox{ °C} & h_e = .005 \mbox{ watt/inch}^2 \mbox{ °C} \\ & h_{total} = h_r + h_e = .010 \mbox{ watt/inch}^2 \mbox{ °C} \\ \mbox{Fin thermal conductance } k = h \times A = .01 \times 4 \times 4 \mbox{ inches}^2 \\ & \times 2 \mbox{ sides} = 0.32 \mbox{ watt/°C} \end{array}$$

Fin thermal resistance
$$\theta_{\rm f} = \frac{1}{\rm k} = \frac{1}{0.32} = 3.1$$
 °C/watt

Fin thermal capacity
$$C=c_{\rho}V=\frac{175~\text{watt-seconds}}{\text{lb °C}}\times0.32~\text{lb/in}^3$$

$$\times$$
 4 in. \times 4 in. \times ½ in. = $\frac{56 \text{ watt-seconds}}{^{\circ}\text{C}}$

Thermal RC time constant = 3.1 °C/watt ×

$$\frac{56 \text{ watt-seconds}}{^{\circ}\text{C}} = 174 \text{ seconds}$$

Equation of transient fin thermal impedance, $R\theta_{(t)F}$:

$$R\theta_{(t)F} = R\theta_F (1 - e^{-t/RC}) = 3.1 (1 - e^{-t/174})$$

18.3.1.3 Selection of Commercial Heat Exchangers

Table 18.10 list heat exchanger vendors that offer heat exchangers compatible with the power tab and power pac SCR packages. Note that for the most part the exchangers are formed versions of flat plate fin designs. The formed fin offers a savings in space over the straight flat fin.

The vendor rating conditions must be carefully evaluated if the user expects the full thermal transfer capability of the exchangers to be achieved according to manufacturer's published characteristics since the actual heat transfer in a given environment is highly dependent on temperature and ambient air flow conditions. The heat exchangers shown in Table 18.10 vary in thermal resistance over the following range:

Convection Cooled 5-30°C/watt Forced Cooled 2-15°C/watt

HEAT EXCHANGER VENDOR	GE POWER TAB PACKAGE	GE POWER PAC PACKAG
Aavid Engineering, Inc. 30 Cook Court Laconis, New Hampshire Phone: AC 663 524-443 Series 60130 Heat Sinks		
IERC 135 West Magnolis Blvd. Burbank, California 91502 Phone: AC 313 649-241 "P: Series Dissipators Technical Bulletin 149 and 150	李 華 華	章 是 章
Thermalloy Company 8717 Diplomacy Row Dales, Tesae 7524 Phone: Ac 214 837-3333 Series 6106 and 6107 Bulletin 69-8-8	李章	甲醛
Slaver 41-51 North Saxon Avenue Bay Shore, L. L., New York Phone: AC 516 658-8000 Thermosiliags Thermosiliags Thermosilips		月中日

TABLE 18.10 HEAT EXCHANGERS COMPATIBLE WITH THE POWER TAB AND POWER PAC PACKAGES

18.3.2 Medium to High Current SCR's

While the low current SCR's are predominantly cooled by flat fins, as we go up in current the designer is faced with an increasing array of possible cooling techniques. Table 18.11 shows this change in cooling technique. It is obvious that the medium current SCR straddles the fence between nearly exclusive use of flat fin at the low current and extruded heat exchangers design at the high current. Because of this overlap, part of the contents from Section 18.3.1 are applicable to medium current SCR's.

I_{RMS}	Low I	Medium I	High I > 100	
Amperes	< 25	25 - 100		
Package Type	Power Tab, Pac Press Fit, Stud	Press Fit & Stud	Stud/Press Pac Flat Base	
R _{0JC} (°C/W)	> 1	1 - 0.4	.404	
Predominant Heat Exchanger Type	a) Flat Fin b) Formed Flat Fin (Convection)	a) Flat Fin b) Formed Flat Fin c) Extruded Aluminum (Convection & Forced)	a) Extruded Aluminum (Convection & Forced) b) Liquid Cooling	

TABLE 18.11 HEAT EXCHANGER TYPE GUIDE

18.3.2.1 Press Pak Vs Stud

Although not generally thought of as a heat exchanger question, the decision of which package type to use has a direct bearing on high current heat exchanger trade-offs. This relationship is clearly seen by Figure 18.34, where heat exchanger volume requirements for free convection press pac heat exchangers is 75% of stud heat exchangers. The savings become more pronounced when comparing forced convection exchangers where the press pak sink has a 100% volume advantage over its stud counterpart.




FIGURE 18.34 STEADY STATE THERMAL RESISTANCE VS HEAT EXCHANGER VOLUME

Since heat exchanger volume has a direct relationship to heat exchanger cost, the relationship should not be taken lightly. When considering the total thermal circuit, the savings of press paks over stud packages becomes even more significant due to further reductions in thermal resistance within the semiconductor package of the press pak over the equivalent silicon when mounted in a stud package, as shown in Table 18.12.

Silicon Sub-Assembly Stud Rating Amps RMS	Stud	Press Pak (Double Side Cooled)
110	C150	C350
$R_{\theta_{JC}} - {^{\circ}C/W} \rightarrow$	0.3	0.135
$R_{ heta_{ extbf{JC}}} - {^{\circ}\text{C/W}}$	C180	C380
	0.14	0.095

TABLE 18.12 PRESS PAK Vs STUD PACKAGE THERMAL RESISTANCE

18.3.2.2 Free Vs Forced Air Convection

Forced cooling permits a four to one reduction in volume of heat exchangers. If this was the only consideration all high current SCR's would be forced cooled. Unfortunately the decision is not an easy one when equipment reliability considerations are factored into the decision. Blowers and fans due to their mechanical nature reduce equipment reliability. To compensate for reduced reliability when using blowers, designers have two options. Back-up or tandem blowers can be used to provide for blower failures. In addition the improved SCR cooling provided by blower operation may be used to provide for lower SCR operating junction temperatures. Thus blower unreliability is compensated by increased SCR reliability (see Chapter 19).

Blower requirements are determined from heat exchanger requirements. The trade-off in air flow vs thermal resistance for a typical heat exchanger is shown in Figure 18.35. Note that the knee of the curve




FIGURE 18.35 PRESS PAK HEAT EXCHANGER THERMAL RESISTANCE VS AIR FLOW

beyond which diminishing returns commence to take place occurs at 500 LFPM. Blower selection procedure is outlined by use of curves similar to those shown in Figure 18.36. Blower head vs air flow curves can be likened to load lines, correspondingly the exchanger head vs air flow curve is drawn similar to a transistor or diode characteristic, the intersection of the two curves determine the operating point.




FIGURE 18.36 DETERMINING HEAT EXCHANGER-BLOWER AIR FLOW OPERATING POINT

For example the larger blower "A" intersects the heat exchanger curve at 82 CFPM thus resulting in a low thermal resistance at the operating point at 1 and 1' of 0.14°C/watt. Since blower A provides an operating point well below the knee of the $R_{\Theta SA}$ vs CPFM curve, little is to be gained by going to a larger fan. While the smaller fan's operating point is at the $R_{\Theta SA}$ knee it may be a useful operating point since it provides better than a 2:1 improvement over the free convection $R_{\Theta SA}$ value. Both the blower and heat exchanger curve data is provided on manufacturer's data sheets with the units shown such that a direct matching of blower to exchanger requirements is easily accomplished.

Care should be taken regarding the following additional factors when selecting exchangers and blowers.

- 1. Blower noise
- 2. Altitude effects
- 3. Additional head losses due to filters and ducting
- 4. Temperature rise in serial air flow arrangements

$$\Delta T = \left\lceil \frac{1.76 \times P_{dissipated}}{CFPM} \right\rceil$$

Air flow measurement techniques as well as additional considerations are discussed in detail in References 7, 8, 9, 10 and 11. For detailed manufacturer's literature consult the firms listed in Tables 18.12 and 18.13.

- Astro Dynamic Inc. Second Ave. NW Industrial Park Burlington, Mass. 01803
- 2. Astrodyne Inc. 207 Cambridge Street Burlington, Mass. 01803
- International Electronic Research Corp.*
 135 W. Magnolia Blvd. Burbank, California 91502
- 4. George Risk Industries Inc. 672 15th Avenue Columbus, Nebraska 68601
- 5. Thermaloy Co.* 8719 Diplomacy Row Dallas, Texas 75247

- 6. Tor Inc. P. O. Box 8 Irwindale, California 91706
- 7. Vemaline Wyckoff, New Jersey
- 8. Wakefield Engr. Inc.* Wakefield, Mass. 01880
- 9. Seifert Electronic Ing. Rolf Seifert 5830 Schwelm Postfach 270 West Germany
- Hans Schaffner Elektronisches Bauteile 4708 Luterbach Switzerland
- *Supplies of liquid cooled heat exchangers in addition to extruded designs.

TABLE 18.12 MANUFACTURERS OF EXTRUDED HEAT EXCHANGERS

- IMC Magnetics Corp. Eastern Division
 Main Street
 Westbury, New York 11591
- Pamotor, Inc. 770 Airport Blvd. Burlingame, California 94010
- 3. Rotating Components 1560 5th Avenue Bay Shore, New York 11706
- 4. Rotron Inc. Woodstock, New York 12498
- 5. The Torrington Mfg. Co. Torrington, Conn.
- 6. W. W. Grainger Inc. 3812 Pennsylvania Avenue Pittsburgh, Penn. 15201
- 7. Parker Hannifin UK (Ltd.)
 Tube & Hose Fittings Division
 Haydock Pk. Rd.
 Derby, England

TABLE 18.13 MANUFACTURERS OF BLOWERS

18.3.2.2 Liquid Cooling

Liquid cooling is gaining increasing acceptance in very high power applications because it offers the lowest values of $R_{\Theta SA}$ in combination with extremely small volume requirements when using tap water for the liquid coolant. It is a natural progression from forced convection air cooling to forced liquid cooling. Space limitations do not allow adequate treatment of all facets of the subject. This section will concentrate on two aspects of the subject while providing references to further aid the designer in remaining areas.

18.3.2.2.1 Heat Exchanger Selection

Many of the same variables that determine air cooled exchanger selection also hold for liquid cooled exchanger selection criteria. The major variables are listed below.

- a) Thermal resistance $R_{\Theta CA}$ vs liquid flow rate
- b) Pressure drop vs liquid flow rate
- c) Exchanger material as it relates to atmospheric corrosion
- d) Size, weight and cost
- e) Ease of assembly and flexibility


Additional factors not generally met with air cooling consist of:

- a) Susceptability to plugging (size of liquid passages)
- b) Material compatability to liquid
- c) Method of liquid conenctions, i.e., hose clamps, pipe fittings, etc.


These latter factors can be critical to proper exchanger selection, i.e., liquid passage ways should be a minimum of 3%" ID; unplated copper and aluminum is not recommended with water. Liquid connections, while not critical, should allow for tight leak free connections not generally a problem with water but definitely a consideration if liquid having low surface tension are contemplated and/or systems with high liquid pressures.

General Electric has two liquid heat exchanger designs employing two different concepts as shown in Figure 18.37(a) and (b).

MOUNTING & COOLING THE POWER SEMICONDUCTOR



(a) G6 Liquid Cooled Heat Exchanger



(b) G5 Liquid Cooled Heat Exchanger

FIGURE 18.37 HIGH PERFORMANCE LIQUID COOLED HEAT EXCHANGERS

The G6 liquid cooled exchanger or post as it is sometimes called, provides for both turbulent flow and large heat transfer area. This combined with a relatively large, short liquid passage way provides low values of $R_{\Theta SA}$ and pressure drop. Furthermore, it transfers heat

to both post ends thus allowing most compact doubler and series arrangement of SCR's, with a minimum of liquid connections.

The G6 heat exchanger is available in conjunction with any of the Series C3... SCR's in many different assembly configurations, i.e.,

AC switches, doublers, diode SCR combinations, etc.

The G5 heat exchanger employs a unique recessed liquid passage way as seen in Figure 18.37(b). The short Vee passage way combined with the relatively large diameter provides low pressure drops. While having a low pressure drop characteristic the Vee design also greatly reduces the SCR package thermal resistance due to the proximity of the Vee to the silicon sub-assembly. This, together with the enhanced heat transfer properties that take place at the bottom of the Vee due to liquid turbulence, enables the G5 heat exchanger to have an extremely low overall thermal resistance liquid to junction. The G5 heat exchanger is available in conjunction with any of the Series C5—and C6—SCR's. Like the G6, the G5 is available in a broad range of packaged assemblies.

Table 18.12 lists suppliers of liquid cooled heat exchangers.

18.3.2.2.2 Liquid Selection and Requirements

Pure, deionized, water is the best heat transfer medium when maintenance of closed loop systems are compatible with overall system design objectives and the water can be maintained at above freezing temperature. Many industrial systems employ raw tap water due to the lower initial cost.

The quality of raw water for cooling systems, where heat exchangers are not employed, should have the following purity:

- A neutral or slightly alkaline reaction, i.e., a pH between 7.0 and 9.0.
- 2) A chloride content of not more than 20 parts per million: a nitrate content of not more than 10 parts per million; a sulphate content of not more than 100 parts per million.
- 3) A total solids content of not more than 250 parts per million.4) A total hardness, as calcium carbonate, of not more than 250

parts per million.

Chemical analyses are not always available to assist in an appraisal of cooling water. In such cases, an electrical resistivity measurement of the water will provide a satisfactory guide to the total amounts of dissolved solids. Water having a resistivity of 2,500 ohm-centimeters or higher, when measured at about 25°C, is usually satisfactory as a coolant. The approximate amount of total dissolved solids can be determined by the equation:

Total Dissolved Solids in Parts per Million =

640,000

Specific Resistivity in Ohm-Centimeters

Raw water insulating hose connections to the converter or ungrounded heat exchangers should be long enough to reduce the leakage current to a tolerable level (18" or greater), or electrolytic targets, should be used at the hose fittings. Reference 6 provides information on electrolytic targets, leakage currents and rust inhibitors for closed loop systems.

Whenever the coolant temperature is below ambient cabinet temperature, the possibility of accelerated external corrosion and electrolysis must be considered due to condensation of water vapor in the ambient air taking place on the semiconductor insulating surfaces. Dehumidifiers or water tempering are possible solutions to the problem.

Water tempering raises the water temperature slightly by mixing hot water with the cold supply water such that the coolant temperature is above air ambient. The dehumidifier removes moisture from the air thus substantially lowering the dew point.

When employing antifreeze solutions or oil coolants in closed loop systems, heat exchanger performance is degraded due to the inferior properties of cooling fluids other than water. Reference 13 provides formula for calculating the performance characteristic of the CE G6 heat exchanger with liquids other than water as a function of the liquid properties, i.e., viscosity, specific heat and density.

Table 18.13 contains an abbreviated list of tubing and tube fitting manufacturers.

Imperial Eastman 6300 W. Howard Street Chicago, Illinois 60648 Norton Plastics & Synthetics Div.* Akron, Ohio 44309 Parker & Hannifin 300 Parker Drive Ostego, Michigan 49078

*Tubing manufacturer only

TABLE 18.13 TUBING & TUBE FITTINGS MANUFACTURERS

18.4 MEASUREMENT OF CASE TEMPERATURE

Heat exchanger design should be checked in the prototype equipment. A 10 or 12 mil thermocouple wire should be used. A copper-constantan thermocouple junction is suggested. The thermocouple junction should be carefully attached to the SCR case as indicated in Figure 18.38.




FIGURE 18.38 PREFERRED LOCATION FOR MOUNTING THERMOCOUPLE FOR CASE TEMPERATURE MEASUREMENTS

While soldering may be used for the method of attachment to low current devices, it is not practical or recommended for high current devices.

Use of an Amalgam provides the advantages of the soldering method without its danger. Its major drawback is the additional preparation time. It is far superior to fastening by peening.

18.4.1 Materials Used

Gallium -32%; tin -18%; copper -50%.

325 mesh copper and tin are available from A. D. Mackay Inc., 198 Broadway, New York, New York 10038. Small balls of gallium are available from Eagle-Picher Industries, Inc., Quapaw, Oklahoma 74363.

18.4.2 Preparation

A small teflon bowl and teflon mixing stick is used to prepare Amalgam. A small amount of gallium is shaved from a gallium ball and copper is added, not quite twice as much as gallium, and a small amount of tin is added, keeping in mind the proportions specified above, but no attempt is made at actual measurement of these quantities.

The gallium at normal room temperature is solid but will liquefy at slightly higher temperatures such as from body temperature as when held between fingers. Pressure also tends to liquefy the gallium as when being forced into holes to hold thermocouple. In the type of action sought for holding thermocouples if too much gallium is used the mix will be excessively shiny and more copper should be added to cause the gallium to move from the more liquefied state to a more paste consistency.

Too little tin makes the mix dark. Tin acts as an inhibitor which retards initial set and thus facilitates packing.

The copper is used to give the mix body.

The setting time of mix is about one hour. The hardening time is

approximately twenty-four hours.

The temperature at the points shown in Figure 18.38 closely approximates the temperature of the case immediately below the junction, which is usually inaccessible once the device is mounted to an exchanger. The point of measurement on the case should be shielded from any forced air which might cause localized cooling, and the leads should be kept out of any flow of cooling air since they can provide a heat flow path which will lower the temperature at the thermocouple junction.

Use of the foregoing procedures to produce a well-engineered cooling exchanger design for SCR's can pay big dividends in reliable operation, low material costs, and minimum space and weight requirements.

Unless carefully calibrated leads and instruments are available, a thermocouple bridge rather than a pyrometer should be employed. Care should be taken to keep the thermocouple leads out of electric

fields that might induce error voltages in the leads.

As an alternative to using a thermocouple, temperature indicating waxes and paints bearing such trademarks as "Thermocolors" (manufactured by Curtiss-Wright Research Corporation) and "Tempilaq" (manufactured by Tempil Corporation, New York City) can be used to indicate whether the case exceeds a specific level of temperature. Careful attention should be given to the manufacturer's instructions for using this type of temperature indicator to prevent mis-application and errors. Temperature indicating paints and waxes are particularly useful in high electrical fields where substantial errors may occur in electrical measurement techniques or where the exchanger is inaccessible for thermocouple leads during the test, such as on the rotor of a rotating machine. Care must be taken in applying paints so their presence does not materially affect the emissivity of the surface.

REFERENCES

- "Heat Transfer," Vol. II, Jakob, John Wiley & Sons, Inc., New York, N. Y., 1957.
- "Principles of Engineering Heat Transfer," Giedt, VonNostrand Co., New York, N. Y., 1957, p. 218.
- "Heat Transmission," McAdams, McGraw-Hill Book Company, New York, N. Y., 1942.
- "Thermal Mounting Considerations for Plastic Power Semiconductor Packages," R. E. Locher, Application Note 200.55, General Electric Company, Auburn, N. Y.
- 5. "A Variety of Mounting Techniques for Press-Fit SCR's and Rectifiers," J. C. Hey, Application Note 200.32, General Electric Company, Auburn, N. Y.
- 6. "Mounting Press Pak Semiconductors," B. W. Jalbert, Application Note 200.50, General Electric Company, Auburn, N. Y.
- 7. "How to Select Fans," James W. Fry, Product Design & Value Engr., Sept./Oct. 1964. Available from Torrington Mfg. Co.
- "Air Circuit Design," Kenneth A. Merz, Machine Design, June 28, 1956. Available from Torrington Mfg. Co.
- 9. "Noise in Air-Moving Systems," Roberty J. Kenny, Machine Design, September 26, 1968. Available from Torrington Mfg. Co.
- 10. "Design For Quiet," Machine Design, September 14, 1967. Available from Torrington Mfg. Co. An excellent comprehensive overview of all facets of noise and its measurement in both motors and blowers.
- 11. "Air Flow Measurement," Erich J. O. Brandt, Product Engineering, June 1957. Available from Torrington Mfg. Co.
- Handbook of Heat Transfer Media, Paul L. Geiringer, Reinhold Publishing, New York.
- "Liquid Cooling of Power Thyristors," F. B. Golden, IEEE 1970
 IGA Conference Record.

19 SCR RELIABILITY

19.1 INTRODUCTION

Reliability is not new as a concept, but the language and techniques relating to its treatment have continued to develop as technology has advanced and become increasingly complex. The need to define reliability as a product characteristic has expanded as the newer technologies have moved from laboratory to space to industry to home. The steel mill calculates the cost of down time in thousands of dollars per minute; the utility is sensitive to the low tolerance level of its customers to interruptions in service; the manufacturer of consumer equipment relies on a low incidence of in-warranty failures to maintain profitability and reputation.

The complexity of equipment, on the one hand, and the development of new components on the other, have forced industry to invest considerable effort in finding means for controlling and predicting reliability. The efforts, in many cases, were accelerated by the desire of the military to evaluate, and improve where necessary, the reliability of new devices, which offered the promise of improvements in size, weight, performance, and reliability in aerospace and weapons systems. One new device so favored was the SCR, the first of the thyristor

family of devices to be commercially available.

The first SCR, the General Electric C35, was successfully qualified to the first SCR military specification only two years after it was made commercially available. At approximately that same time, a specification was finalized to which this same device was qualified as part of the highly publicized Minuteman missile high reliability program. These programs, and others that followed, contributed a great deal to the knowledge and understanding of the inherent reliability of semiconductors such as the SCR, and of those factors in design, rating, process control and application that effectively determine the reliability achieved. As a result the General Electric Co. has been able to develop and produce a wide variety of reliable thyristor devices tailored to the particular needs of various fields of application.

19.2 WHAT IS RELIABILITY?

Reliability may be defined as the probability of performing a specific function under given conditions for a specific period of time. Reliability is a measure of time performance as opposed to quality, which is a measure of conformance to specified standards at a given point in time. Although system reliability is influenced by factors such as the selection and design of circuits. Discussion in this chapter is limited to the effects of component part reliability. In addition, the assumption is made that the parts are properly applied, and that they are not subject to stresses that exceed rated capability.

19.3 MEASUREMENT OF RELIABILITY

In the case of large systems, the common unit of reliability measurement is MTBF, or Mean Time Between Failures. MTBF expresses the average time in hours that the system operates between failures, providing a basis for estimating the cost of system maintenance. The MTBF measurement further contributes in the establishment of preventive maintenance scheduling and in estimating productivity as a function of availability, which is that percentage of time that the sys-

tem can be expected to be productively operable.

The reliability of a system is based on the summation of the reliabilities of all the parts that make up the system. This process is made complex by factors such as the need for weighting based on the effect on total system performance of the failure of a particular component or circuit, and the assignment of correction factors to compensate for stress levels applied. If these complexities are ignored, and if a further simplification is made in the form of the assumption that the failure rates of the components are constant over time, then Failure Rate is the reciprocal of MTBF, and system MTBF is the reciprocal of the sum of the Failure Rates of the component parts.

19.3.1 Failure Rate

An individual component part, such as a semiconductor, does not lend itself to reliability measurement in the same manner as does a system. For this reason, the statistical approach to estimating device reliability is to relate the observed performance of a sample quantity of devices to the probable performance of an infinite quantity of similar devices operated under the same conditions for a like period of time. The statistical measurement is based on unit hours of operation, using a sampling procedure whose derivation takes into account the resolution with which the sample represents the population from which it was drawn and the general pattern of behaviour of the devices observed with time.

The sampling plan most commonly applied to semiconductors is given as Table C-1 of Mil-S-19500E, and is shown here as Figure 19.1. "Failure Rate" is a commonly used term, generally applied interchangeably with LTPD (Lot Tolerance Percent Defective), which is also called "Lambda" when used in connection with a one thousand hour test period. The table given permits calculation of failure rate at the ninety percent confidence level as a function of the number of devices

observed and the number of failures occurring.

According to the sampling plan, satisfactory operation of 231 devices for 1000 hours is indicative that the failure rate is no greater than 1.0% per 1000 hours at a 90% confidence level. If it were desired to demonstrate a maximum failure rate of 0.1% per 1000 hours, the minimum sample would be 2,303 devices with no failures allowed. This could also be demonstrated with a sample of 3,891 samples, allowing one failure. In either case, a successful test would be the equivalent of demonstrating an MTBF of 1,000,000 hours for a system made up solely of the devices under test. Several points become evident in these observations:

- (a) It would be extremely difficult to perform an accurate test demonstration to verify failure rate even 1.0% since the test equipment and instrumentation must have a still greater MTBF in order not to adversely affect the test results. The problem compounds as the failure rate being tested for is lowered. Not only is test equipment complexity increased, but its MTBF must be increased at the same time!
- (b) The terminology "Failure Rate" is perhaps a poor choice of words. To the reliability engineer it relates the performance of a limited number of observations to the probable performance of an infinite population. To those not familiar with the statistics used, it unfortunately conveys the impression of actual percent defective.

19.4 SCR FAILURE RATES

Graphical presentations such as described in Section 19.7 have been found very useful to electronic device users as a guide for reliability predictions.

As an example of SCR reliability, a sample of approximately 950 pieces C35 type SCR's were subjected to full load, intermittent operation of 1000 hours duration in formal lot acceptance testing to MIL-S-19500/108 from 1962 through 1970. Of these only one device was observed to be a failure to the specification end point limits. The calculation of failure rate based on these results indicates the failure rate to be no more than 0.41% for 1000 hours at 90% confidence.

19.5 DESIGNING SCR'S FOR RELIABILITY

The design of reliable devices is concerned with the assurance that performance related characteristics remain within specified tolerances over the useful life of the devices. This relates particularly to thermal and mechanical design.

In the case of thermal design, the stability of thermal transfer characteristics are important for the reason that junction temperature is the major application limitation. The deterioration of the thermal path can lead to thermal runaway and device destruction. Interface materials scientifically selected for matched coefficients of expansion compatible with the rated range of temperatures are necessary to reduce the likelihood of metal fatigue.

Mechanical reliability requires the use of rigid assemblies of low mass, low moments of inertia, and the elimination of mechanical resonances in the normal ranges of vibration and shock excitation. Equally critical is the design of the protection of the junction surface, whether it be hermetic seal or passivation. Since degradation failures are mainly manifestations of changes at the junction surface, reliability is closely related to the integrity of the surface protection.

Lower costs and volume processing can be accomplished through new techniques without compromise of reliability. This has been exemplified by the C106 solid encapsulated SCR. Effective silicon dioxide passivation and the development of a compatible encapsulant have eliminated the need for glass to metal hermetic seals. Life test results indicate that the C106 is as reliable as hermetically sealed devices. Other examples are the C122, SC141 and SC146 which use glassivation as an effective means of passivation.

Minimum size of sample to be tested to assure, with a 90 percent confidence, a Lot Tolerance Percent Defective or λ no greater than the LTPD specified. The minimum quality (approximate AQL) required to accept (on the average) 19 of 20 lots is shown in parentheses for information only.

1 to	Maximum Percent Defective (LTPD) or λ (1)	20	15	10	7	5	3	2	1.5	1	0.7	0.5	0.3	0.2	0.1
Rejection Number	Acceptance Number	Minimum Sample Sizes													
1	0	11 (0.46)	15 (0.34)	22 (0.23)	32 (0.16)	45 (0.11)	76 (0.07)	116 (0.04)	153 (0.03)	231 (0.02)	328 (0.02)	461 (0.01)	770 (0.007)	1152 (0.005)	2303 (0.002)
2	1	18 (2.0)	25 (1.4)	38 (.94)	55 (.65)	77 (.46)	129 (.28)	195 (.18)	258 (.14)	390 (.09)	555 (.06)	778 (.045)	1298 (.027)	1946 (.018)	3891 (.009)
3	2	25 (3.4)	34 (2.24)	52 (1.6)	75 (1.1)	105 (.78)	176 (.47)	266 (.31)	354 (.23)	533 (.15)	759 (.11)	1065 (.080)	1777 (.046)	2662 (.031)	5323 (.015)
4	3	32 (4.4)	43 (3.2)	65 (2.1)	94 (1.5)	132 (1.0)	221 (.62)	333 (.41)	444 (.31)	668 (.20)	953 (.14)	1337 (.10)	2228 (.061)	3341 (.041)	6681 (.018)
5	4	38 (5.3)	52 (3.9)	78 (2.6)	113 (1.8)	158 (1.3)	265 (.75)	398 (.50)	531 (.37)	798 (.25)	1140 (.17)	1599 (.12)	2667 (.074)	3997 (.049)	7994 (.025)
6	5	45 (6.0)	60 (4.4)	91 (2.9)	131 (2.0)	184 (1.4)	308 (.85)	462 (.57)	617 (.42)	927 (.28)	1323	1855 (.14)	3099 (.084)	4638 (.056)	9275 (.028)
7	6	51 (6.6)	68 (4.9)	104 (3.2)	149 (2.2)	209 (1.6)	349 (.94)	528 (.62)	700 (.47)	1054 (.31)	1503 (.22)	2107 (.155)	3515 (.093)	5267 (.062)	10533 (.031)
8	7	57 (7.2)	77 (5.3)	116 (3.5)	166 (2.4)	234 (1.7)	390 (1.0)	589 (.67)	783 (.51)	1178 (.34)	1680 (.24)	2355 (.17)	3931 (.101)	5886 (.067)	11771 (.034)
9	8	63 (7.7)	85 (5.6)	128 (3.7)	184 (2.6)	258 (1.8)	431 (1.1)	648 (.72)	864 (.54)	1300 (.36)	1854 (.25)	2599 (.18)	4334 (.108)	6498 (.072)	12995 (.036)
10	9	69 (8.1)	93 (6.0)	140 (3.9)	201 (2.7)	282 (1.9)	471 (1.2)	709 (.77)	945 (.58)	1421 (.38)	2027 (.27)	2842 (.19)	4739 (.114)	7103 (.077)	14206 (.038)
11	10	75 (8.4)	100 (6.3)	152 (4.1)	218 (2.9)	306 (2.0)	511 (1.2)	770 (.80)	1025 (.60)	1541 (.40)	2199 (.28)	3082 (.20)	5147 (.120)	7704 (.08)	15407 (.04)

⁽¹⁾ The life test failure rate lambda (λ) shall be defined as the LTPD per 1000 hours.

FIGURE 19.1 LAMBDA SAMPLING PLAN AT 90% CONFIDENCE

19.6 FAILURE MECHANISMS

Failure mechanisms are those chemical and physical processes which result in eventual device failure. The kinds of mechanisms that have been observed in the semiconductor classification of component devices are shown in the table of Figure 19.2. Also shown in the table are those kinds of stresses to which each mechanism is likely to respond.

If more than a few such failure mechanisms are, to any significant degree prevalent in a given device type from a given process, it would not be reasonable to expect to achieve the degrees of reliability that have been demonstrated by many semiconductors. The dominant mechanisms to which a device type may be susceptible will vary according to the peculiarities of the design and fabrication process of that device.

	MECHANICAL			TEMPERATURE			ELECTRICAL			MISCELLANEOUS					
FAILURE MECHANISM	STATIC	SHOCK	VIBRATION	PRESSURE (FLUID)	STATIC	SHOCK	CYCLING	VOLTAGE	CURRENT	(CONTINU-	POWER (CYCLED)	CORR- OSION	ABRASION	HUMIDITY	RADIATION
STRUCTURAL FLAWS - WEAK PARTS	•		•	•	•	•	•					BORR	10	151	
-WEAK CONNECTIONS	•	•	•	•	•	•	•	1.74							
-LOOSE PARTICLES	1			Po	Mes !	Printy	•	9-15		1	•	RAIG	100	tidle	
-THERMAL FATIGUE						•			ari	rie v	•		i fo	de la	
ENCAPSULATION FLAWS				•		•	•					•	•	•	
INTERNAL CONTAMINANTS -ENTRAPPED FOREIGN GASES					•		•			u con		41	- 10	6.0	
-OUTGASSING							•	Sertos)		1	17 3 60	355	100	1000	
- ENTRAPPED IONIZABLE CONTAMINANTS	- 1	shis	tas	alv	•	ei le	Second .	•	10	holi		16.09	97		
- BASE MINORITY CARRIER TRAPPING			wal.			00011	- 25 - 52.6	i i				1000	dhe	lag	
-IONIC CONDUCTION								•							
-CORROSION															
MATERIAL ELECTRICAL FLAWS - JUNCTION IMPERFECTION	211						XII S	•	•	•		I I I I I			
METAL DIFFUSION	733		nisi		•	RESE	ori si			•				80	
SUSCEPTABILITY TO RADIATION			.81	Eyra			HOL	B	gitt	Ann	el y			8 0	

FIGURE 19.2 FAILURE MECHANISMS AND ASSOCIATED STRESSES

19.6.1 Structural Flaws

Structural flaws are generally considered to be the result of weak parts, discrepancies in fabrication, or inadequate mechanical design. Various in-process tests performed on the device, such as forward voltage drop at high current density levels and thermal resistance measurement, provide effective means for the monitoring of controls against such flaws. These tests also provide a means for the elimination of the occasional possible discrepant device.

The modes of failure generally associated with the mechanical flaw category of failure mechanism for an SCR are excessive on-voltage drop, failure to turn on when properly triggered, and open circuit between the anode and cathode terminals. Because these types of failure mechanism are relatively rare, the incidence of these modes of failure is low.

19.6.2 Encapsulation Flaws

Encapsulation flaws are deficiencies in the hermetic seal or passivation that will allow undesirable atmospheric impurities to reach the semiconductor element. Foreign atmospheres, such as oxygen and moisture, can react in such a way as to permanently alter the surface characteristics of the silicon metal.

A change in surface conductivity is evidenced by gradual increase of the forward and reverse blocking current. Because the SCR is a current actuated device, it will lose its capacity to block rated voltage if blocking current degrades beyond some critical point. This type of mechanism may eventually result in catastrophic failure. The rate of degradation is dependent mostly on the size of the flaw and the level of stress, particularly temperature, that is applied.

In the case of hermetically sealed devices a sequence of fine and gross leak testing can eliminate the occasional discrepant device. The use of radiflo and bubble testing has been found very effective for this means. Since the new plastic devices are solid encapsulated and have no internal cavity, conventional methods of leak testing obviously are no longer applicable; it has been necessary to develop new methods. One of these methods is the "pressure cooker" type test (29PSIA, 121°C) which has been found to be very effective in detecting devices with defective passivation.

19.6.3 Internal Contaminants

The inclusion of a source of ionizable material inside a hermetically sealed package, or under a passivation layer, can result in failure mechanisms. These mechanisms are similar to those resulting from encapsulation flaws if the inclusion is gross. If the inclusion is small, as compared to the junction area, the amount of electrical change that occurs is limited. Thus the increase in blocking current is not sufficient to effect the blocking capacity of the device.

The mechanism need not be a permanent change in the surface characteristics of the silicon. The apparent surface conductivity of the silicon can be altered by build-up and movement of electrical charges carried by the inclusions. The condition is often reversible, with recovery accomplished through the removal of electrical bias and the introduction of elevated temperature.

Because the SCR is a bistable, rather than a linear device, concern for this category of failure mechanism arises only if the forward blocking current can increase to the point where forward blocking capability is impared. The probability of occurrence is extremely low except for the possible case of the small junction area, highly sensitive devices. Even here, the mechanism is often negated through negative gate or resistor biasing in the circuit.

Removal of devices containing undesirable internal contaminants can effectively be accomplished by means of a blocking voltage burn-in screen. Ionization of the contaminants under these conditions takes place rapidly thus permitting a relatively short term burn-in. Detection of the discrepant devices is accomplished by both tight end-point limits and means to detect turn-on during the screen.

19.6.4 Material Electrical Flaws

This category of failure mechanism involves, basically, imperfections in junction formation. Discrepancies of this nature are not generally experienced with SCR's because of their relatively thick base widths and because the blocking junctions are formed by the diffusion process, which allows consistent control of both depth and uniformity of junction. Initial electrical classification would effectively remove any such discrepant devices.

19.6.5 Metal Diffusion

Of the possible failure mechanisms observed in semiconductors, metal diffusion is the least significant. Though diffusion will occur over a long period of time when two metals are in intimate contact at very high temperatures, the rate at which it progresses is too slow to have tangible effects during the useful life of the device or the system in which it is applied. For example, many SCR's are gold diffused at temperatures exceeding 800°C for times approaching two hours. In this fashion it is possible to obtain desired "speed" characteristics. To accomplish the equivalent gold diffusion at 150°C would require approximately 3×10^8 hours (34,000 years).

19.6.6 Nuclear Radiation

Early studies, concerning the radiation tolerance of semiconductor devices, indicated that thyristors were more susceptible to a degradation in electrical characteristics than bipolar transistors. This has more recently been shown to be an invalid conclusion. To a great extent the radiation resistance is determined by the N and P base widths in a thyristor and the base and collector widths in a transistor. The narrower the width, the less susceptible a device is to radiation. It is these same widths however that determine the devices' blocking voltage capability. Therefore, one should expect greater radiation resistance from lower voltage devices than from high voltage devices, regardless of whether they are thyristors or bipolar transistors. It must be kept in mind that when selecting radiation resistant devices, it is the designed blocking voltage that is critical, not the actual blocking voltage of the particular device.

The only true means for determining the actual tolerance of any device to the effects of nuclear radiation is through actual radiation exposure testing of that device. Approximate levels of SCR tolerance, however, have been determined through various tests performed on the General Electric C35 (2N685 series). Critical levels have been shown to be 10^{14} nvt for fast neutron bombardment and 5 x 10^5 R/sec

for gamma radiation.

Fast neutron bombardment of the silicon results in permanent damage to the crystal lattice, reducing minority carrier lifetime. Significant effects that appear between 10¹³ nvt and 10¹⁴ nvt are increased gate current to trigger and, to a lesser degree, increased holding current, on voltage, and forward breakdown voltage.

Although gamma radiation may also produce permanent effects on the SCR, it is expected that failure in the typical radiation environment would result first from fast neutron bombardment. Gamma radiation, however, produces high energy electrons by photoelectric and Compton processes which create a leakage current during irradiation. High pulse levels of irradiation can have the transient effect of triggering the SCR on. At 10⁶ R/sec, there is a fifty percent chance that the General Electric C35 SCR will be triggered on.

19.7 EFFECTS OF DERATING

From the above, the most probable failure mechanism is degradation of the blocking capability as a result of either encapsulation flaw (or damage) or internal contaminants. The process can be either chemical or electrochemical, and therefore variable in rate according to the

degree of temperature and/or electrical stress applied.

Thus it is possible by means of derating (using the device at stress levels less than the maximum ratings of the device) to retard the process by which the failure of the occasional defective device results. This slowdown of the degradation process results in lower failure rate and increased MTBF. Suppose, for example, that a sample of 778 devices is tested under maximum rated conditions for 1000 hours with one failure observed. The calculated Lambda (λ) is 0.5 (see Table 19.1) and the MTBF is 200,000 hours. If the failed device would have remained within limits at the 1000 hour point because of lower applied stresses, the calculated Lambda becomes 0.3 and the MTBF increased to 333,000 hours.

The relationship of applied stress to General Electric SCR device failure rate is shown graphically in Figures 19.3, 19.4 and 19.5. The model that describes the relationship of these stresses as they relate to failure rate, Lambda (λ), is the Arrhenius Model. The Arrhenius Model is given by:

where Failure Rate, $\lambda = e^A + B/T_j$ $\lambda = \text{Failure rate expressed in } \% \text{ Per 1000 hours}$ $T_j = \text{Junction temperature in degrees Kelvin}$ A and B = Constants

The Arrhenius Model relationship has been successfully applied by the General Electric Company to extensive life test data involving thousands of devices and millions of test hours. The data was obtained from product design evaluations, military lot acceptance testing, and several large scale reliability contracts.

A thorough examination of the data on all General Electric silicon controlled rectifiers revealed that these three graphical presentations could describe the results of derating on failure rate for the entire

family of SCR's with reasonable accuracy.

The use of these graphical presentations is quite straightforward. Suppose for example, that it is desired to obtain the estimated failure rate of a C35D under stress conditions of 200 volts peak and a junction temperature of 75°C. The circuit this device will be used in will become inoperative when the electrical characteristics of the SCR change to values outside of the specification limits. This exemplifies a degradation definition of failure and signifies that the solid lines on the

graphical presentations must be used. Since the rated junction temperature of the C35D is 125° C, Figure 19.4 must be used. Projecting a horizontal line from the intersection of the 75°C junction temperature ordinate and the applicable per cent of rated voltage surve (50% in this example) we obtain an estimated failure rate of .08% per 1000 hours at 90% confidence. If, due to a change in the design of the equipment, only devices which failed catastrophically (opens or shorts) would cause the equipment to become inoperable, the dashed curves could be used. This would result in an estimated failure rate of .008% per 1000 hours at 90% confidence.




FIGURE 19.3 ESTIMATED FAILURE RATE OF A STANDARD SILICON CONTROLLED RECTIFIER AS A FUNCTION OF JUNCTION TEMPERATURE, REVERSE AND/OR FORWARD VOLTAGE, AND DEFINITION OF FAILURE FOR A MAXIMUM RATED JUNCTION TEMPERATURE OF 100°C




FIGURE 19.4 ESTIMATED FAILURE RATE OF A STANDARD SILICON CONTROLLED RECTIFIER AS A FUNCTION OF JUNCTION TEMPERATURE, REVERSE AND/OR FORWARD VOLTAGE, AND DEFINITION OF FAILURE FOR A MAXIMUM RATED JUNCTION TEMPERATURE OF 125°C




FIGURE 19.5 ESTIMATED FAILURE RATE OF A STANDARD SILICON CONTROLLED RECTIFIER AS A FUNCTION OF JUNCTION TEMPERATURE, REVERSE AND/OR FORWARD VOLTAGE, AND DEFINITION OF FAILURE FOR A MAXIMUM RATED JUNCTION TEMPERATURE OF 150°C

19.8 RELIABILITY SCREENS

An additional failure rate improvement of 10 can be obtained by subjecting the devices to stress screening tests designed to cull out potentially undesirable devices or those likely to exhibit early failure. If the devices in the example of 19.7 had received an appropriate reliability screen, the estimated failure rate would then be reduced to .0008% per 1000 hours at 90% confidence.

Reliability screens have been developed for nearly the whole General Electric SCR family. As technology advances, and more effective procedures are developed, the reliability screens are updated accordingly. Many of these reliability screens are available as published specifications (R1200 series) and devices processed to these specifications are stocked for immediate delivery. An example of one of these reliability screen specifications is shown in Figure 19.6.

Maximum allowable ratings — see General Electric brochure 160.20 dated 11/60.

Electrical characteristics – see General Electric brochure 160.20 dated 11/60.

100% Preconditioning Tests

- 1. High temperature bake units at 150°C for 168 hours minimum.
- 2. Temperature cycle per MIL-STD-202C, Method 107B, Test Condition F, except 10 cycles instead of five.
- 3. Thermal resistance (junction to case) = 2.0°C/w.
- Blocking burn-in-T_A = 122°C ± 1.5°C, PRV = VBO = 400V, Time = 100 hours minimum.
- 5. Forward and reverse leakage $T_A=25^{\circ}C$, PRV = VBO = 400V, $I_R=I_S=2.0$ ma maximum.
- 6. Gate trigger voltage $-T_A = 25$ °C, $V_{GT} = 3.0$ V maximum.
- 7. Gate trigger current $-T_A = 25$ °C, $I_{GT} = 40.0$ ma maximum.
- 8. Forward voltage drop $T_A = 25$ °C, I_f (Peak) = 50 amps, $V_f = 2.0 V$ maximum.
- 9. Forward and reverse leakage $T_{A}=125\,^{\circ}\text{C}, \, \text{PRV}=\text{VBO}=400\text{V}, \, I_{R}=$ $I_{S}=5.0$ ma maximum.
- 10. Gate trigger voltage $T_A = 125$ °C, $V_{GT} = 1.5$ V maximum, .25V minimum.
- 11. Gate trigger current $T_A = 125$ °C, $I_{GT} = 30$ ma maximum, .50 ma minimum.
- 12. Monitored vibration test—"X" or "Z" orientation for 30 seconds minimum. Freq. = 60 cps, double amplitude displacement = ±0.1 inch minimum. Monitor 100V reverse voltage on oscilloscope. Reject for any discontinuity, flutter, drift or shift in trace.
- 13. Radiflo leak test to 1×10^{-10} cc/sec leak rate.
- 14. Bubble test immerse in 90°C ± 5°C deionized water for 60 seconds minimum. Reject any unit which produces more than one bubble from the same point.

FIGURE 19.6 C35DR1200 (SIMILAR TO 2N688) NOTES

20 TEST CIRCUITS FOR THYRISTO

20.1 INTRODUCTION

The following circuits can be used for a number of purposes; incoming inspection of thyristor components, trouble shooting circuits in which these devices are used, preventive maintenance, comparison of different types and brands of components, and for obtaining a better understanding of thyristor operation.

In any practical circuit, some adjustment from given component values may be necessary to obtain the specified test condition due to component tolerances, distributed capacitance, inductance and resistance. In general the circuits yield test results which can be correlated with max/min values and curves published on a specific device specification sheet.

For high speed automatic testing many of these circuits are not very practical and entirely different solutions to the test circuit design have to be considered.

The JEDEC Recommended Standards for Testing Thyristors⁶ have been used to prepare this chapter. From the large number of tests which can be made on thyristors, the most important have been selected and practical circuits which are in accordance with JEDEC have been shown. JEDEC numbering systems are not referenced because they are subject to change, but most of the described tests in this chapter can be found in JEDEC Part 6 Characteristics Tests.

Every test circuit described in this chapter is preceded by a short description of the parameter which it will test, but for more information and better understanding of specific parameters reference to the appropriate chapter in this manual is recommended.

20.2 INSTRUMENTATION

The current waveform into, and the current and voltage waveforms out of a thyristor circuit may be distorted, due either to the nature of the circuit, e.g., a phase control circuit, or to non-linearities in the semiconductor itself, e.g., its logarithmic forward voltage drop-current relationship. The selection of proper instrumentation for use in thyristor evaluation is therefore of prime importance, if accurate measurement is to be made.

Conventional rectifier diodes and SCR's are rated in terms of average forward current, average current being defined as that value of unidirectional current indicated by a DC-reading ammeter placed

in series with the diode or SCR. The average value of a waveform should not be confused with its RMS value, which is a measure of the heating (I²R) effect of the waveform in a linear resistance. The ratio of RMS value to average value of any waveform is called its Form Factor (F), and F is a function of the ripple content of the wave. For pure (rippleless) DC, F = 1, and F increases as the ripple content increases. Thus, the Form Factor of a full wave rectified sine wave is 1.11, but rises to 1.57 for a half wave rectified sine wave. For SCR's conducting less than 180° the form factor again is different. Section 9.2 gives the relationships between conduction angles and form factor.




FIGURE 20.1 RELATIONSHIP OF EPEAR, ERMS AND EAVG FOR FULL WAVE RECTIFIED SINE WAVE

Triacs, because of their bi-directional nature, are rated in terms of RMS current.

The type of metering used in a particular thyristor circuit will depend on the input voltage to the thyristor. If the input is AC, input voltage should be measured in terms of its RMS value. Note that the commonly available types of "RMS reading" meters (VOM's, most VTVM's) only read RMS correctly when the waveform is a pure undistorted sine wave (rectifier-moving coil instruments actually measure average current, but are *calibrated* to read RMS as long as F = 1.11). There are three types of meter that do measure true RMS, independently of waveshape: the iron vane, dynamometer, and thermocouple type instruments. The dynamometer meter is accurate and reasonable in cost, the thermocouple meter is very accurate but delicate, while the iron vane type, although low in cost, has a limited frequency capability. A typical "chopped" sine wave, as produced by SCR phase control, contains a high percentage of harmonics which may be beyond the frequency range of an iron vane meter: The output "DC" voltage and current of an SCR circuit as well as the current through individual SCR's can be measured with conventional moving-coil instruments. RMS load current must be measured by an RMS ammeter. Ripple voltage is best measured with an oscilloscope, or with an RMS voltmeter in series with a capacitor having low impedance to the ripple compared with the voltmeter. Peak-to-peak voltage is normally read directly from an oscilloscope trace, or with a meter designed to read peak-to-peak values (See peak reading voltmeter, Figure 20.5(a)). In almost all test circuits described in this chapter, oscilloscopes are utilized to show more than one parameter simultaneously. Input impedance and frequency response can be important considerations in selecting oscilloscopes for this type of application.


20.3 SPECIFIED PEAK OFF-STATE AND SPECIFIED REVERSE VOLTAGE

 $\begin{array}{l} {\rm Specified~Peak~Reverse~Voltage-V_{RRM}}\\ {\rm Peak~Reverse~Blocking~Current-I_{RM}}\\ {\rm Specified~Peak~Off-State~Voltage-V_{DRM}}\\ {\rm Peak~Off-State~Current-I_{DM}} \end{array}$


20.3.1 Specified Peak Off-State and Specified Reverse Voltage for Thyristors

Peak forward and reverse blocking tests are used to determine the voltage rating of SCR's and triacs. A blocking test is actually a measurement of the voltage withstand capability of the device, as revealed by peak off-state current flowing through it. SCR's and triacs have blocking states in both directions.

A specified peak off-state voltage or specified reverse voltage is applied to the Device Under Test (D.U.T.) and the resulting peak current flow through the device is measured. Off-state current and reverse blocking current are quite temperature sensitive and many device types are also sensitive to gate bias. If testing is done at elevated temperature, the device must be mounted on a heat sink of specified size or the test has to be sufficiently short to prevent thermal runaway.



(a) Peak Off-State & Reverse Voltage Tester



(b) Typical Display on Scope for Off-State Voltage Test

FIGURE 20.2 PEAK OFF-STATE & REVERSE VOLTAGE TESTER (LEAKAGE CURRENT LARGER THAN 1ma)

An AC line is connected to the input of a variable auto transformer T_1 . This transformer provides a means for adjusting the voltage level which appears across the D.U.T. Transformer T_2 provides line isolation and the voltage step-up ratio necessary to obtain the desired maximum test voltage. Diode CR_1 supplies half wave rectified DC voltage to the D.U.T. A peak reading meter circuit consisting of CR_2 , C_1 and M_1 is used to measure the peak value of the voltage applied to the D.U.T. R_4 will limit the current through the device in case of short or breakdown. This resistor should be changed if devices with different I_{RM} and I_{DM} are tested. If I_{RM} or I_{DM} are not limited permanent damage of the D.U.T. may occur. Resistors R_1 and R_2 serve as a load for the supply as well as an attenuator for the horizontal input of the scope. Resistor R_3 senses the peak off-state current flowing through the D.U.T.

Variations of this basic concept are possible to increase the speed and resolution. In Figure 20.2 forward and reverse blocking measurements are made independently. By omitting CR₁, both directions can be measured simultaneously and the following display at the scope will be available.





FIGURE 20.3 PEAK OFF-STATE & REVERSE BLOCKING VOLTAGE


Where it is desired to measure the blocking characteristics of very low current devices, the circuit of Figure 20.4 should be used.

To increase horizontal resolution, forward and reverse blocking voltage is displayed over the whole horizontal distance by adding two diodes to the voltage divider R₁ and R₂.

To cancel the unpleasant affects of circuit and D.U.T. stray capacitance, the circuit is provided with a compensation capacitor C₂ and a 180° out-of-phase voltage source. With this feature, the circuit is eminently suited for making very low peak off-state current measurements.



(a) Peak Off-State & Reverse Voltage Tester




(b) Scope Display of Tester

FIGURE 20.4 PEAK OFF-STATE & REVERSE VOLTAGE TESTER (PEAK OFF-STATE CURRENT BELOW 1ma)


Because the peak voltage can be read very precisely by the peak reading voltmeter, R_2 could be replaced by a potentiometer and adjusted to whatever horizontal deflection is convenient for the operator. The peak reading voltmeter and R_3 could have a range switching arrangement to make the circuit more useful for a wide range of volttages and currents.

20.4 PEAK READING VOLTMETER

Figure 20.5(a) shows a peak reading voltmeter which can be used in the circuit shown in Figures 20.2 and 20.4 for measuring specified peak off-state and specified peak reverse voltage.



(a) Peak Reading Voltmeter



(b) Waveforms at A & B

FIGURE 20.5 PEAK READING VOLTMETER

Voltmeter Range 0-1000 V (E)

Assume $R_M=10,000$ ohm/V, where $R_M=$ meter resistance in ohms/volt $R_3=R_M\cdot E=10,000\cdot 1,000=10$ Megohms

$$I_1 = \frac{E}{R_3} - \frac{1,000 \text{ V}}{10 \text{ Megohms}} = 100 \ \mu\text{a}$$

$$I_2 = \frac{I_1}{2} = \frac{100}{2} = 50~\mu a~(current~through~meter)$$

Charging Time Constant $\approx R_1\cdot C_1\approx 50\cdot 1.10^{-6}=50~\mu s$ Discharge Time Constant $=R_3\cdot C_1=10\cdot 10^{-6}=10$ sec

$$E_{ripple} = \frac{T \cdot I_1}{C_1} \quad \begin{array}{l} R_M \approx R_3 \\ T = \text{Time between charging pulses} \\ I_1 = \text{Discharge current} \\ C = \text{Capacitance in F} \end{array}$$

$$E_{ripple} = \frac{(8.3 \times 10^{-3}) \cdot (100 \times 10^{-6})}{1 \times 10^{-6}} = 0.83 \text{ V}$$

This small amount of ripple voltage would result in a very small measurement error.

20.5 DC-GATE TRIGGER CURRENT AND VOLTAGE TEST

 $I_{GT} = Gate Current to Trigger V_{GT} = Gate Voltage to Trigger$

Test Description

This test is used to measure the magnitude of the DC gate current and voltage signals required to trigger a thyristor or triac from the off-state to the on-state. The gate current actually performs the triggering function and the gate trigger voltage represents the drive required to achieve the triggering current. Forward blocking voltage is applied as specified, and the gate signal voltage is slowly increased in magnitude until the SCR switches from the blocking to the on-state. Since many SCR's and triacs exhibit a change in gate impedance when they switch on, the correct test procedure is to record the highest gate voltage and current readings attained *prior* to switching even though they may not occur simultaneously.

The applied forward blocking voltage may be DC, half or fullwave DC, or trapezoidal waves of any convenient duty cycle, as long as the on-time is at least 1ms and the dv/dt of the applied anode voltage is small enough ($\approx 0.01~{\rm V}/\mu{\rm s}$) to perform a valid gate test (so as not to

assist gate triggering with dv/dt triggering).

Other important considerations are temperature, load circuit conditions and the impedance of the triggering circuit. Sufficient resistance in series with the gate voltage supply is required to ensure that the test device (especially low current devices) will not turn back off subsequent to triggering because of a gate impedance change at the instant of turn-on. (See also Chapter 4.)




FIGURE 20.6 BLOCK DIAGRAM OF GATE TEST

20.5.1 Anode Supply For Gate Test

The blocking voltage waveform applied to the D.U.T. in the circuit of Figure 20.7 consists of a clipped half sine wave of peak magnitude of 6 or 12 volts, depending on the setting of S_2 . The correct setting of S_2 is determined from the specification sheet of the thyristor under test, as is the value of the anode load resistor R_8 .




FIGURE 20.7 ANODE SUPPLY PLUS DETECTION CIRCUIT FOR GATE TEST

A detection for turn-on is also incorporated in this circuit. As long as the voltage between anode and cathode of the D.U.T. is high, SCR_1 will be turned on and the red light will be lit. As soon as the D.U.T. turns on, causing the voltage between anode and cathode to decrease below ≈ 3.5 volts, SCR_1 will be turned off and the green light will light. This detection circuit could be replaced by a voltmeter.

S₄ allows the circuit to test for latching capability. When S₄ is closed, the anode voltage on the device under test is changed from full wave DC to filtered DC. When a gate test is performed, the gate signal should be removed after the device has turned on and it should stay turned on.

20.5.2 DC Gate Supply For Gate Test

The gate signal can be applied as a pulse or DC. If a pulse gate trigger signal 100 μs or wider, is used measured values of current and

voltage will be the same as for pure DC.

Figure 20.8 shows a gate trigger circuit where the DC gate voltage and current can be continuously adjusted and conveniently read on the appropriate meter. The gate impedance is kept constant at 100 ohms, but can be increased by inserting different values for $R_{\rm X}$ to comply to manufacturer's specifications. This gate supply is designed to work together with the anode supply in Figure 20.7. By using S_3 as shown, triacs can be tested in all four quadrants, but if SCR's only are to be tested, S_3 could be omitted.




FIGURE 20.8 DC GATE SUPPLY 0-6 V, 0-300 ma

20.5.3 Pulse Gate Supply For Gate Test

Figure 20.9 shows a supply which could be used to apply square wave pulses to the D.U.T., whose magnitude can be varied from zero to 6 volts and whose pulse width is adjustable from about 5 $\mu \rm seconds$ to more than 100 $\mu \rm seconds$. Gate voltage can be switched either positive or negative for testing triacs. Instrumentation consists of a gate current "looking" resistor R_4 , an oscilloscope with separate vertical and horizontal amplification.




FIGURE 20.9 PULSE GATE SUPPLY (SCR & TRIACS)

Test procedure is as follows: R_1 is adjusted so that a gate pulse occurs only *once* during each half cycle of applied anode blocking voltage and the pulse should be timed (by R_1) to occur approximately 4 milliseconds after the start of the half cycle. R_2 is then adjusted to give the desired width of pulse. Note that gate pulse widths in excess of $100~\mu seconds$ result in measured values of trigger voltage and current that are equivalent to continuous DC measurements. With R_3 set initially for zero volts output, the applied gate voltage is gradually increased (via R_3) until the test thyristor triggers. Because the gate impedance may change when triggering occurs, the readings of gate voltage and current must be made just prior to triggering. Triggering is indicated by a sudden drop in the reading of V_1 , or by a sudden step in the gate E-I trace observed on the oscilloscope.

In Figure 20.9 the vertical input of the scope is connected to R_4 and the horizontal input to the gate which connects the D.U.T. cathode to common. For small currents this can generate a problem because

the circuit is floating above ground by the resistor R₄.

Figure 20.10 shows another arrangement, whe

Figure 20.10 shows another arrangement, where a differential amplifier input is utilized, eliminating the problems created by noise when small gate currents have to be measured.




FIGURE 20.10 SCOPE CONNECTION FOR SMALL GATE CURRENT MEASUREMENTS TO ELIMINATE NOISE PROBLEMS

20.5.4 Gate Trigger Test Set for Low Current SCR's (Less Than 2 Amperes Current Rating)

The measurement of low current SCR triggering voltage and current is complicated by the fact that the gate impedance changes drastically when the test device switches on. In addition, the gate trigger voltage and current values are dependent on the source impedance of the test set, and the source impedance must therefore be specified when making tests. The circuit of Figure 20.11 is designed specifically for testing all present G-E low current SCR's. In this circuit a variable half sine wave of voltage is applied to the gate (from a controlled impedance source) and the gate E-I characteristic is monitored with an oscilloscope. The triggering point is detected by the sudden change in gate impedance that occurs when the device switches on.




FIGURE 20.11 GATE TRIGGER TESTER FOR LOW CURRENT SCR's

Figure 20.12 shows a typical scope presentation of a gate E-I characteristic during the gate trigger current and trigger voltage test. The trace is shown dotted beyond the triggering point. In the actual case, the trace suddenly jumps at the triggering point due to the change in gate impedance. The portion of the trace beyond the triggering point becomes somewhat reduced in intensity.

The gate trigger voltage is that value of voltage which will just cause the device to switch to the on-state. As shown in Figure 20.12(a) it is read just prior to the switching point. Unlike trigger voltage, the gate trigger current value must be read at the point where it is a maximum, although this is not necessarily the actual triggering point. It must be kept in mind that in order to reach the actual triggering point, the trace must first pass through this maximum, and the firing circuit design must take this into account.

Many low current SCR's exhibit triggering with a negative value of gate current. Figure 20.12(b) shows a typical gate E-I trace for this type of device. Note that the gate trigger voltage is always positive. On this type of unit only the gate trigger voltage is of interest. A negative gate trigger current is meaningless to the circuit designer, and it is not necessary to measure it.




FIGURE 20.12 GATE TRIGGER MEASUREMENT POINTS FOR LOW CURRENT SCR's

If a low gate current measurements have to be made, noise can also be troublesome in this circuit and the same recommendation as for Figure 20.9 could be applied to improve circuit performance.

20.6 DC HOLDING CURRENT TEST

 I_H — Holding Current

Test Description

This test is used to determine the minimum on-state current that will just sustain device conduction *following operation* at normal conduction (on-state) current levels.

It is performed by turning the device on and establishing a specified on-state current for an instant (100 $\mu s-10$ ms) and then reducing the current until the device switches from the on-state to the off-state. The lowest on-state current thus attained is the holding current.

The initial on-state current level should be high enough to insure that the device is fully turned on and of short enough duration to insure that self-heating is negligible.



FIGURE 20.13 WAVEFORM USED FOR MEASURING HOLDING CURRENT


A fixed DC supply voltage is used and the test current is controlled by a variable resistance, but to insure proper turn-on the DC current is

preceded by a half-sinusoidal current pulse.

The temperature of the D.U.T, and gate bias condition affect holding current and therefore must be specified. The gate trigger signal used to turn the test device on initially can be of any sufficient magnitude to turn the device on, but must be removed, before the actual measurement of the holding current is made.

Test Circuit

A circuit to measure holding current is shown in Figure 20.14.



I, 500 mA DC MOVEMENT

R2 IOK POTENTIOMETER (OR 50K FOR LOW CURRENT SCR'S)

RG TO SUIT D.U.T.

RGK AS REQUIRED IN SPECIFICATION

UTC NO. FIO, OR EQUIVALENT. CONNECT SECONDARY IN SERIES

FIGURE 20.14 HOLDING CURRENT TESTER

For each time S_1 is depressed to trigger the test thyristor, SCR_1 also is triggered and SCR_1 sums an additional pulse of current through the test thyristor as it turns on. The magnitude of this initial current pulse is determined by the setting of R_1 and is specified for each thyris-

tor type. Its value is monitored by the 1 ohm "looking" resistor $R_4.$ Pulse width is fixed by C_1 and T_1 and is satisfactory for most presently available G-E devices. To measure the holding current of a particular thyristor, S_1 is depressed to trigger the test device and then released. R_2 is then increased in value until I_1 drops suddenly zero. The reading on I_1 just prior to this point is the holding current of the test thyristor.

20.7 LATCHING CURRENT TEST

IL = Latching Current

Test Description

This test is used to determine the minimum on-state current, which will maintain the device in the on-state subsequent to the trig-


gering signal removal.

It is performed by applying a specified gate pulse at a low repetition rate and then decreasing the circuit resistance until the on-state current will remain flowing following the removal of the gate signal. D.U.T. temperature, gate trigger signal and gate bias between trigger pulses, all affect the latching current level and therefore all three must be specified.

Circuit inductance must be low so that the rise time of the on-state current is short compared with the gate trigger pulse width.

Test Circuit

The circuit of Figure 20.15(a) shows a simple latching current tester.



(b) Waveforms on D.U.T. Solid lines show waveforms prior to latching; Dotted lines, after latching

FIGURE 20.15 LATCHING CURRENT TESTER

The gate signal is supplied from a half wave source, which drives the gate positive for one-half of the AC cycle. This gate signal can be adjusted to exceed the critical gate current to trigger limits for the device being tested. During the period of time when the gate is positive, the D.U.T. anode voltage will go near zero voltage regardless of the setting of R₁.

In using the circuit (Figure 20.15) R_1 is initially set to maximum resistance. This resistance must be high enough to permit the anode current to fall below the latching current level. Meter M_2 will read about 12 volts, as the D.U.T. is only conducting during the periods of positive gate signal (half cycle). Potentiometer R_1 is now gradually reduced in value, until meter M_2 suddenly drops to about 1 volt. This condition indicates that the D.U.T. is now conducting 100% of the time and the latching current value can be read from M_1 .

20.8 PEAK ON-STATE VOLTAGE TEST CIRCUIT

V_{TM} = On-State Voltage


On-state voltage (formerly called the forward voltage drop in the conducting state) of a thyristor is an extremely important parameter in establishing the current vs temperature rating of a device.

Measurements of on-state voltage are usually made at two current levels.

20.8.1 On-State Voltage (Low Level) (25°C)

The low level test is made in that region of the on-state characteristic where the voltage drop is primarily determined by the effects of the junction only and as predicted by theory, generally follows a logarithmic relationship with the current.

Since thyristors may exhibit more than one state of conduction, it is necessary to establish the lowest conducting state, (lowest on-state voltage) by means of a current pulse prior to voltage measurement. A block diagram of a typical low-level on-state voltage tester is shown in Figure 20.16(a).



(a) Block Diagram On-State Voltage (low level)


(b) Waveform of Anode Current and Gate Signal

Operating sequence is as follows. Adjust constant current on pulse generator to desired current. Close S_1 , close S_2 , read voltage V_{TM2} on M_2 .


20.8.2 On-State Voltage (High Level)

The high level on-state voltage test is made in the region of the forward characteristic where the voltage drop is primarily determined by the effects of resistance of the device, including those caused by the pellet, back-up plates, solder joints, tubulation joints, terminals, etc.

To prevent excessive junction heating, a single pulse of current is used which is approximately half sine wave in shape with a specified amplitude and base width. In order to eliminate errors caused by the effect of resistance in the power supply leads, the on-state voltage measurement is made employing a four point connection. The on-state voltage measurement is made at the peak of the voltage waveform by a peak storage voltmeter.



(a) Block Diagram On-State Voltage Test (High Level)



(b) Waveform of Anode Current and On-State Voltage

FIGURE 20.17 HIGH LEVEL ON-STATE VOLTAGE TEST

Figure 20.17(a) shows a block diagram of a circuit where the high current pulse is generated by discharging a capacitor through an inductor. Operation of this circuit is as follows: A regulated dc voltage source is used to charge capacitor C_1 to a specified voltage level. When the initiate button is depressed, capacitor C_1 will discharge through SCR₁, L₁, D.U.T. and R₃. The discharge current waveform will be a half-sine wave, with the base width determined by the following formula:

$$T = \frac{1}{2 \cdot F}$$
 $T = \text{time is seconds}$
 $F = \text{resonant frequency of } C_1 \& L_1 \text{ in Hz}$

The resonant frequency is:

$$F = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C}}$$
F in Hz
L in Henries
C in Farads

The peak current:

 $I_{Peak} = rac{E_{C1}}{Z}$ I_{Peak} in Amps E_{C1} volt on C_1 in Volts Z impedance of discharge path at resonant frequency in ohms

Z should be << V_{TM}/I_p or the waveform will not be sinusoidal. The peak voltage which appears at D.U.T. will be measured at peak reading storage voltmeter.

At the end of the forward current pulse the current, due to resonance attempts to reverse (the circuit being oscillatory). SCR_1 will prevent this, but the resultant reversal of the voltage across SCR_1 does insure its turn-off ($t_\alpha < T$).

Capacitor C_1 will now slowly recharge through resistor R_1 . The gate signal to fire the D.U.T. is derived from the anode voltage source. An independent gate signal is sometimes used instead where synchronization of this signal is important, SCR_2 is in the circuit only to protect the operator from high voltages which may appear on the test terminals. This could occur if SCR_1 is fired, but no D.U.T. is connected, or if D.U.T. fails to fire.

Figure 20.18 shows an actual circuit to generate pulses between 0-125A with a base width of 1 ms.




FIGURE 20.18 ON-VOLTAGE TESTER

20.9 CRITICAL RATE OF RISE OF ON-STATE CURRENT TEST (DI/DT) (See JEDEC Rating Establishment and Verification Tests — Part 5)

When thyristors are switched by a gate signal from the off-state into a high on-state current, they tend to begin conducting in a limited area physically near the gate contact. (This, of course, depends on the type of gate construction employed.) This conducting area then spreads with time until the entire area of the device is conducting. If the off-state voltage is high and the on-state current rises rapidly, it is possible to dissipate a peak power of many kilowatts in a very small area, during the switching interval. This causes very high spot temperatures with resulting high switching loss. Ultimate failure by spot melting through the junction can occur in the extreme.

The di/dt test is a measure of the ability of the thyristor to withstand switching from high off-state voltages into fast rising load currents. The gate signal used is normally high in amplitude with a fast rising leading edge, to make the initial conducting spot as large as possible. Both the amplitude and rise time of the gate signal are

important.

Two different non-repetitive ratings may be assigned to thyristors, one for gate triggering (which is described and most commonly used) and one for triggering by exceeding the thyristor breakover voltage.

Current waveform and numerical value of di/dt are shown in

Figure 20.19(a) and (b).




FIGURE 20.19 di/dt TEST

In the circuit shown in Figure 20.19, the di/dt stress is applied, using the D.U.T. to discharge a capacitor C_1 through a series resistor R_1 and inductor L_1 to produce a damped sinusoidal current pulse.

Reverse switching transients should be suppressed as this method is intended to be a test of on-state switching capability only. R should

be one-half of the critical damping resistance in order to avoid destroying the thyristor due to reverse recovery energy after the on-state current pulse.

In the di/dt test the time, t_1 , should be 1 μ second minimum and the pulse repetition rate for establishing the repetitive rating for both unidirectional and bidirectional thyristors should be 60 p/s as recommended by JEDEC.


The gate trigger pulse when applicable should be specified as to pulse width, $t_{\rm w}$, rise time, $t_{\rm r}$, and gate source voltage and resistance. Suitable circuits for generating these pulses are described in Chapter 4 and are also shown in Figure 20.21.

20.10 TURN-ON VOLTAGE TEST

"Di/dt test" and "turn-on voltage" test can be performed with similar test circuit and should be considered together, because both gauge the ability of an SCR to switch high current loads satisfactorily.


Figure 20.20 shows a circuit which can be used to perform a turn-on voltage test, and differs from the on-voltage test only in the pulse width, which is only 10 μ seconds.

By measuring the forward current and voltage simultaneously as shown in Figure 20.20(b) and (c), switching losses can be calculated.



* THE CURRENT SENSING SHOULD BE A LOW INDUCTIVE TYPE SHUNT, AS MANUFACTURED BY AEG-TELEFUNFEN, OR COULD BE BUILT BY PARALLELING A LARGE NUMBER OF 2W CARBON TYPE RESISTORS.

(a) Turn-On Voltage Test



(d) Actual Measurement of Turn-on Voltage


FIGURE 20.20 TURN-ON VOLTAGE TESTER

When an SCR is gate triggered, it turns on initially only in the region nearest the gate contact, and the turned-on portion then spreads laterally to encompass the entire pellet area. Until the whole pellet is in conduction, any load current through the SCR concentrates in the turned-on portion, effectively limiting the maximum current-carrying ability of the SCR for the first microsecond or so after triggering. Since the on-state voltage drop of an SCR is proportional to current density, it is possible to compare the switching characteristics of a group of devices by measuring their individual on-state voltage drops at a standard current level and time interval subsequent to triggering. In the two trigger circuits as shown in Figure 20.21 the Q₁ oscillator frequency is set by means of R₁ so that the test SCR triggers sometime after the peak of the 60 Hertz input sine wave. Transformer T₁ is then adjusted until the peak magnitude of the 10 microsecond wide half sine wave resonant discharge current pulse that ensues is 150 amperes, as measured by the current probe and oscilloscope. By taking measurements at the peak of the current pulse, voltage errors due to stray inductance in the circuit are eliminated. The SCR on-state voltage drop at the 150 ampere standard current is an indirect measure of its di/dt capability. Care is needed in the connections of the voltage and current probes to avoid errors due to stray pickup from ground loops.


Because switching losses may be reduced by using fast rising gate signals, a programmable unijunction transistor trigger circuit is shown which would generate pulses with a rise time of ≈ 50 ns. Because switching losses may increase with slow rising gate signals, it is prudent where possible to test switching losses with the trigger signal that will be used in the application.

20.10.1 Gate Controlled Turn-On Time

This test method applies to all triode thyristors and for either polarity of applied voltage in the case of bidirectional devices. The circuit is similar to the circuit measuring turn-on voltage shown in Figure 20.20 except that no inductance is in the discharge path of C. Turn-on time should only be truly limited by the D.U.T.



TRIGGER CIRCUITS FOR di/dt TEST AND TURN-ON VOLTAGE TEST
FIGURE 20.21



TEST CIRCUIT AND WAVEFORMS FOR MEASURING TURN-ON TIME FIGURE 20.21

The delay time is the interval between the 10% point on the leading edge of the gate trigger pulse and the time when the resulting on-state current reaches 10% of its maximum value.

The rise time is the time interval during which the on-state current increases from 10% to 90% of its maximum value. The sum of delay time and rise time is the turn-on time $(t_{\sigma t})$.

An alternate method to observe delay and rise times is to observe the voltage across the D.U.T.

The following criterion should be used in selecting the component values in the test circuit:


- The rise time of the gate trigger pulse should not exceed 10% of the specified delay time.
- The product of R₂ and C₁ should be equal or greater than ten times the specified rise time, but less than 25-30 times to minimize self heating.
- 3. When on-current waveform is observed, the inductance of the capacitor discharge loop including all its components should be equal to, or less than, 0.1 times the product of R_2 and the specified rise time.
- 4. R_1 is a surge limiting resistor to protect D_1 .

20.11 DV/DT TEST — CRITICAL RATE OF RISE OF OFF-STATE VOLTAGE TEST

The off-state blocking capability of any thyristor is sensitive to the rate at which the off-state voltage is applied. If the rate of rise exceeds a critical value, breakover voltage will decrease below the static value, causing switching from the off-state to the on-state. These tests cover the cases where the device is initially unenergized and then subjected to a linearly or exponentially rising off-state voltage.

20.11.1 Exponential dv/dt Test


This test is performed with an exponential waveform of specified amplitude with the D.U.T. initially unenergized. The rate is increased until the device breaks over. The rate-of-rise at breakover is the critical value. Because the exponential method produces a changing rate of rise we require an arbitrary definition of numerical value. The numerical value of this rate-of-rise is calculated as shown in Figure 20.22(b).



dv (EXP) = 0.63 V₀ R₁• Ç₁

(a) dv/dt Test Voltage Waveform (Exponential)

(b) Numerical Value of dv/dt (Exponential)



SI = MERCURY WETTED REED RELAT OR SCR

RI = NONINDUCTIVE

R2 = CURRENT LIMITING RESISTOR

(c) Circuit For Exponential dv/dt Test

FIGURE 20.22 dv/dt TEST (EXPONENTIAL)


Where this parameter appears on the device specification sheet, it enables the circuit designer to design filters to prevent false triggering. Figure 20.22(c) illustrates a simple circuit to check the dv/dt capabilities of thyristor devices.

The operation of the circuit is straightforward, but a few rules have to be observed to obtain good results. The switch S_1 can be a mercury wetted relay or SCR, but its closure time (including bounce) must be less than $0.1 \cdot R_1 \cdot C_1$. Resistor R_2 is used to limit current in the event of breakover. The values of R_1 , R_2 and C_1 must be selected to minimize waveform distortion due to thyristor and circuit wiring impedance. The rate of dv/dt is increased by lowering C_1 or R_1 . R_3 will discharge C_1 after S_1 is opened.

20.11.2 Linear dv/dt Test

This test is performed with a linear waveform of specified ampli-

tude with the device initially unenergized. The rate is increased until the thyristor breaks over. The rate of rise at the breakover is the critical value. The test voltage waveform and numerical value of the critical rate of rise are shown in Figure 20.23






FIGURE 20.23 dv/dt TEST (LINEAR)

Figure 20.23(c) shows a basic circuit to generate a linear ramp. Initially the low voltage, high current supply is circulating a current I_1 in the loop R_2 , L_1 and D_1 whose amplitude depends on the Supply 1 adjustment. Supply 3 will charge C_3 to a negative voltage through the high impedance of R_5 . After I_1 has stabilized and C_3 is charged to a negative voltage, SCR_1 can be fired and constant current can flow through R_3 into C_3 .

The voltage on C_3 will rise in a linear fashion from $-E_3$ to $+E_2$. The D.U.T. does not see the linear ramp until D_2 becomes forward biased, i.e., at about 2 volts above ground. The slope of the ramp can be varied by adjusting the magnitude of the constant current and/or adjusting the capacitance of C_3 . The voltage amplitude to which this ramp rises is determined by E_2 , where $E_1 << E_2$ and E_2 is programmable. The voltage waveform can be observed with a scope across the D.U.T.

Slow turn-on of SCR_1 and slow reverse recovery of D_1 can cause non-linearities in the lower part of the voltage waveform, which is eliminated by R_5 and D_2 . The reverse voltage on D.U.T. when SCR_1 is off should not be above $0.02 \cdot (E_1 + E_2)$.

SCR₁ should be on for a minimum of 50 μ seconds, R₆ is required to prevent damage to the D.U.T., but should be as small as possible to minimize waveform distortion. SCR₂ assures turn-off of SCR₁ in case the D.U.T. turns on. Lead inductance and length in the loop containing SCR₁, R₃, C₃, D₂ and R₆ should be kept to a minimum.


20.12 CRITICAL RATE OF RISE OF COMMUTATING OFF-STATE VOLTAGE FOR BIDIRECTIONAL THYRISTORS (TRIACS) TEST

The bidirectional thyristor, in its usual mode of operation, is required to switch to the opposite off-state polarity following current conduction in the on-state. In common 50, 60 and 400 Hz AC phase control applications utilizing sinusoidal voltage sources, this switching occurs each half cycle at the current zero point.

As long as voltage and current are in phase, the reapplied voltage rises relatively slowly, but operation of a triac into an inductive load requires additional design constraints that must be considered for during circuit design. The most serious of these constraints is commutation dv/dt. It is largely influenced from the last ½ of the decreasing

current di/dt (for more details see Chapter 7).

Commutation dv/dt is that rate of rise of voltage impressed across the triac by a circuit at the cessation of current flow. In an inductive AC circuit current lags voltage by a phase angle θ and as a result current goes through zero sometime after the supply voltage has reached a finite value in the opposite direction. Since the triac tries to turn off at zero current, the instantaneous line voltage at that point appears suddenly across the device at a rate limited only by circuit stray capacitance and the capacitance of the triac itself (C_T). For the triac to turn off reliably in an inductive circuit, the rate of voltage rise across the device must be kept within specified limits, and the test circuit of Figure 20.24 is intended to check this dv/dt withstand ability. In this circuit, the rate of rise of voltage across the triac is made adjustable (from 10 volts per microsecond down to less than 0.3 volts per usecond) by deliberately adding capacitance C1 in shunt with the test device. Resistor R₂ prevents high peak current from flowing through the triac when it turns on and discharges C1.



(a) Commutating dv/dt Test For Triacs




FIGURE 20.24 COMMUTATING dv/dt TEST FOR TRIACS

Design Equation

The circuit shown in Figure 20.24 can be used to test a triac with a current rating of $I_{RMS}=10$ amps – see Table 20.1.

$$\begin{aligned} \text{di/dt} &= 6.28 \cdot \text{f} \cdot \text{I}_{\text{TM}} \cdot 10^{-3} & \text{(A/ms)} \\ &= \omega \cdot \text{I}_{\text{RMS}} \cdot \sqrt{2} = 6.28 \cdot 60 \cdot 10 \cdot 1.41 = 5.3 \text{ A/ms} \\ Z_{\text{L}} &= \frac{E_{\text{M}}}{\text{I}_{\text{TM}}} = \frac{115 \cdot \sqrt{2}}{10 \cdot \sqrt{2}} = 11.5 \, \Omega \\ Z_{\text{L}} &= \sqrt{X_{\text{L}}^2 + R^2} \end{aligned}$$

Choke selected as 30 mH

$$X_L = \omega \cdot L = 2 \cdot 3.14 \cdot 60 \cdot 30 \cdot 10^{-3} = 11.31 \Omega$$

Recommended:
$$\frac{X_L}{R_3} \ge 10$$
 $R_3 = 1 \Omega$

An on-state current duration of 90% of a half cycle is recommended, which means that heat sinking is required.

Testing Procedure

Testing procedure is as follows: Set C_1 initially to 1 μf and R_1 to maximum resistance. With power applied adjust R_1 to obtain 90% on-time and 10% off-time.

If scope is connected as shown in Figure 20.24(a), you should see the current and voltage as shown in Figures 20.24(b) and (c). (Voltage is 180° inverted.)

If testing has to be done at elevated temperature provision for external heating and monitoring of case temperature (junction temperature) has to be provided. C_1 is then progressively reduced until the desired rate of voltage rise across the triac is reached or failure to commutate results as monitored by the test scope.

Numerical rate of voltage rise is defined by the waveforms of Figure 20.24(d).

Type	I Rating	di/dt 50 Hz	di/dt 60 Hz	di/dt 400 Hz	Z_L in Ohms	
SC116	8	3.6	4.3	ine ay ta and let a	15.2	
SC240/241	6	2.66	3.2	21.5	19.2	
SC245/246	10	4.5	5.4	36	11.5	
SC250/251	15	6.66	8	54	7.7	
SC160/SC260	25	11.2	13.5	89	4.6	
SC141	6	2.66	3.2	will having	CO YTON	
SC146	10	4.5	5.4	ALCOHOLD STATE	and an	

TABLE 20.1 di/dt VALUES FOR MOST COMMONLY USED TRIACS FOR 50, 60 AND 400 Hz

20.13 TURN-OFF TIME TEST

As discussed in Chapter 5, the turn-off time depends on a number of circuit parameters. Thus, a turn-off time specification inherently

must include the precise value of these circuit parameters to be meaningful. Accordingly, specifications for General Electric SCR's with guaranteed turn-off limits list the applicable circuit parameters and show the test circuit which will apply these parameters to the SCR. For this information, the reader is referred to the specification bulletin for the SCR under consideration.

For general turn-off time test work, the type of circuit shown in Figure 20.25 can be used for low, medium, and high current SCR's by proper manipulation of the circuit constants. Forward load current is adjustbale by $\rm R_5$ from approximately ½ ampere to 70 amperes and the length of time SCR1 is reverse biased during the turn-off cycle can be adjusted by manipulating $\rm R_5$ and $\rm C_1$. The peak reverse current during the recovery period can be adjusted by $\rm R_7$ and this current can be viewed on a scope by monitoring the voltage across a non-inductive shunt $\rm R_8$. If one is interested in only one particular load current range, there is of course no necessity in providing the complete range of resistors and capacitors specified in Figure 20.25.




FIGURE 20.25 TURN-OFF TIME TEST

This test circuit subjects the SCR to current and voltage waveforms similar to those found in a parallel inverter circuit. Closing S₁ and S₃ fires SCR₁, the unit under test, so that load current flows through R₅ and the ammeter. In less than a second C₁ charges through R₆ to the voltage being developed across R₅ by load current flow. If S₂ is now closed, SCR2 turns on. This applies C1 across SCR1 so that the current through SCR₁ is reversed. C₁ furnishes a short pulse of reverse recovery current through SCR₁ until this SCR recovers its reverse blocking ability. After this initial pulse of current, C₁ continues its discharge through SCR₂, the battery, and R₅ at the rate dependent on the time constant of R₅C₁. After a time interval, t₁, in Figure 18.7, somewhat less than the R₅C₁ time constant, the anode to cathode voltage of SCR₁ passes through zero and starts building up in the forward direction. If the turn-off time, toff, of the SCR is less than t1, it will remain turned off and the ammeter reading will return to zero. If not, the SCR will turn back on and current will continue to flow until S₃ is opened.

The turn-off interval t_1 can be measured by observing the anode to cathode voltage across SCR_1 on a high speed oscilloscope. A wave-

shape similar to that shown in the figure will be observed.

Satisfactory operation of this circuit requires careful attention to detail. The DC source must have good regulation if C₁ is to develop ample commutation voltage for turning off SCR₁. In order to minimize circuit inductance, power leads should be heavy copper braid when testing medium and high current SCR's and lead lengths should be held to an absolute minimum.

Turn-off time testing in the General Electric factory is performed with a fixed rate of rise of reapplied forward voltage as indicated by the dashed line in Figure 20.25. This is a more severe test on the SCR than the exponential curve and it requires considerably more elaborate test equipment than in Figure 20.25. For those who wish to test under these conditions, information on the factory test circuit will be provided upon request. (Ref. 5.)

Turn-off time is sometimes specified with an inverse diode connected in parallel with the D.U.T., which is a more severe test. Special attention should be given to reverse bias conditions when comparisons

of "turn-off time" are made.

20.14 THERMAL RESISTANCE TEST

The thermal resistance of a thyristor is a measure of the ability of the thyristor package to remove heat from the silicon pellet. Therefore it is a limitation on the power handling capability of the device. Thermal resistance is measured in degrees Centigrade per watt, that is, in degrees Centigrade of temperature rise for each watt of power dissipated.

Since it is impossible to measure the junction temperature rise directly, the temperature dependence of the on-state voltage with a low-level current flowing is used to measure junction temperature rise, while a constant power is being dissipated under constant cooling

conditions.

A thermal resistance test set must supply the on-state current (heating source), the reference current supply and an on-state voltage drop measuring circuit. A heat sink must be provided for the test device. A simplified version of a practical thermal resistance tester is shown in Figure 20.28 which can be used for SCR or rectifier measurements.

The measurement of thermal resistance, junction to case, consists

of making measurements to satisfy the following equation:

 $R_{\theta JC} = \frac{T_J - T_C}{P_{(AVG)}} = \frac{T_{C1} - T_{C2}}{V_{T(HTG)} \cdot I_{T(HTG)} \cdot Duty Factor}$

 $T_{C1} =$ The measured case temperature with only metering current flowing

 T_{C2} = This is measured case temperature when the thyristor is mounted to a heat dissipator and operated with power applied

 $I_{T(HTG)} = Heating current$

 $V_{T(HTG)}$ = The measured value of on-state voltage when $I_{T(HTG)}$ is applied


When thermal resistance, junction to ambient $T_{\rm C2}$ should be replaced by $T_{\rm A}$ (ambient temperature).

Test Procedure - Step 1


First the D.U.T. is operated with power intermittently applied, but at very high duty cycle. During the intervals between power pulses, the heating current is removed and with metering current flowing, the metering voltage is measured.

The D.U.T. current and voltage waveform are shown in Figure

20.26(a) and (b) for a 60 Hz repetition rate.



(a) Current Waveform



(b) Voltage Waveform

FIGURE 20.26 CURRENT & VOLTAGE WAVEFORMS DURING THERMAL RESISTANCE TEST

The metering current which flows continuously must be held constant. This is particularly important during the metering interval between power pulses, because the test device impedance will vary

considerably during that time.

It would be desirable to arrive at the thyristor virtual junction temperature at the exact instant when the heating current removal is initiated since the virtual junction temperature will be maximum at that time. However this is not possible. First it takes a finite time for the thyristor current to decay from the heating current value to the metering current value (t_2-t_1 in Figure 20.26(b). Secondly, transients will exist in the metering voltage waveform for some time after the metering current value is reached due primarily to charge storage effects in the thyristor. The time t_3 on the waveforms represents the

shortest time after removal of heating current that metering may be measured. For a particular device type the time t_3 is best found by performing the test at various power levels and noting the shortest time where the measured value of thermal resistance is essentially independent of the power dissipated. Power levels of 25% above and below the power corresponding to the specified heating current are recommended for this determination. Time t_3 should be expected to be in the range of 100 to 200 microseconds.

Since some active element cooling occurs between the time when the heating current is removed and time t_3 , the thermal resistance value determined from a metering voltage measurement at t_3 will be in error, it is therefore necessary to extrapolate the metering voltage waveform back to t_1 from t_3 based on the shape of the waveform from t_3 to t_4 where the waveform is a true representation of the junction temperature cooling curve. An exponential curve is a reasonably good approximation of the true cooling curve. In the time range of interest, the exponential curve is nearly linear because the exponential time constant of the device cooling curve is relatively long. Therefore, linear extrapolation of the actual cooling curve from time t_3 back to time t_1 results in little error and is recommended. Figure 20.26(b) illustrates the extrapolation.

Step 2 – Determination of Junction Temperature

The power application test (Step 1) produced a value of on-state voltage at the metering current level which corresponded to the maximum virtual junction temperature attained. Step 2 consists of operating the test device with no significant power dissipation so that for all practical purposes the thyristor virtual junction temperature and case temperature will be equal. The thyristor is operated at the same value of metering current as in Step 1. The on-state voltage is monitored and the thyristor is externally heated on a temperature controlled block or in an oven until the measured value of on-state voltage equals the extrapolated value $V_{\rm T(t1)}$ obtained previously. When the on-state voltage has stabilized, the thyristor case temperature is recorded. This value is $T_{\rm C1}$.

When the metering current is initiated for Step 2 of the test, it should momentarily be increased to the value of $I_{T(HTG)}$ used in Step 1. This is to assure that the device is fully turned-on. The duration of the $I_{T(HTG)}$ pulse should be at least one millisecond but not longer than five seconds to avoid unnecessary heating of the test device.

If a continuous gate current value is used as a test condition for

Step 1, it must also be used in Step 2.




FIGURE 20.27 THERMAL RESISTANCE TEST CIRCUIT

Test Circuit

A basic circuit which may be used for testing the thyristor in Step 1 with high level (heating) current present is shown in Figure 20.27. The active element of the D.U.T. is heated by direct current having an rms ripple content of 5 percent or less which is passed continuously through the D.U.T. except for a 0.333 millisecond maximum interval every 16.7 milliseconds. During this 0.333 millisecond period, the junction temperature is indicated by reducing the on-state current to the metering current value and measuring the on-state voltage. This circuit will produce the current and on-state voltage waveshapes shown in Figures 20.26(a) and (b).

Control of the heating current through the D.U.T. is accomplished by SCR1 and SCR2 (see Figure 20.27) which functions as a dc flip-flop switching at a 60 Hertz repetition rate to facilitate oscillographic observations. Current is carried by SCR1 only during the on-state voltage metering interval so this SCR may be considerably smaller than SCR2. C₁, which is charged by the low current dc power supply has

the function of turning off SCR2 when SCR1 is triggered.

Unavoidable inductance in the heating current power supply and associated circuit wiring make it impossible to turn off the heating current abruptly without creating transient voltages which would interfere with the measurement of on-state voltage. To overcome this, a diverter circuit consisting of rectifier diodes RD1 through RD5 is included so that heating current is not interrupted by SCR2, but is simply switched to a different path. The inductor L may be included to make certain that the heating current does not vary while it is being switched from one path to the other. This inductor also serves to reduce to a negligible amount undesired flow of current from C₁ through the D.U.T. and the heating current power supply. The inductance in the diverter circuit should be kept low so that 10 µs after SCR₁ begins to

contact, all heating current will have been diverted away from the D.U.T. In Figure 20.27 the portion of the circuit in which inductance must be carefully controlled is indicated by heavy lines.

In order to observe the on-state voltage of the D.U.T. during the metering current interval, the use of a differential comparator preamplifier is recommended.

20.14.1 Thermal Resistance of Press Pak Rectifier Diodes & Thyristors

The Press-Pak configuration makes possible a very simple technique for measuring thermal resistance of either rectifier diodes or thyristors without the complications and inaccuracies associated with the junction temperature measurement. Since there are approximately two equal heat flow paths from junction to ambient, heat can be passed through the device from an external source to a heat sink. The heat flow can be measured and the heat flow divided into the temperature drop across the device giving the thermal resistance of its two heat flow paths in series. This method is explained in detail in Reference 1 at the end of the chapter.

20.15 TESTING THYRISTORS ON CURVE TRACERS

Curve tracers, like the Tektronix 575 and 576, are well known instruments for measuring diodes and transistors. They are also very useful to measure thyristor characteristics.




FIGURE 20.28 BLOCK DIAGRAM OF CURVE TRACER CONNECTED TO THYRISTOR

The block diagram and typical data for a Tektronix 576 in Figure 20.28 shows the suitability for testing some of the characteristics of thyristors.

20.15.1 Off-State & Reverse Voltage




FIGURE 20.29 DISPLAY ON CURVE-TRACER AND THYRISTOR CONNECTIONS

The device is connected as shown above, the gate terminal is returned to the cathode through a resistor if specified in the specification sheet. Then the voltage between anode and cathode is increased and the leakage current can be seen as the vertical deflection.

Figure 20.29 shows a scope display where an AC voltage was used to measure simultaneously the off-state and reverse directions.

20.15.2 Gate Voltage, Gate Current Measurement

After the thyristor is connected as shown in Figure 20.29(b), the collector supply is adjusted to 12 volts (or whatever anode voltage required, but keep in mind that gate voltage and current to trigger are functions of anode voltage and junction temperature). The proper anode resistor can be selected (dissipation limiting resistor) and the proper gate-cathode resistor could be connected externally if necessary.

The step selector should be set to minimum current per step. Now the D.U.T. is connected to the test circuitry of the curve tracer. The horizontal amplifier will display the anode voltage (12 volts). This amplifier can then be switched to a position which will connect it to the step-generator. Depending on the position of the step generator (voltage or current) either parameter could be displayed as a horizontal deflection.



(a) Curve Tracer Display of Gate

(b) Curve Tracer Display of Gate Voltage to Trigger Series Resistor = 0

FIGURE 20.30 GATE VOLTAGE & GATE CURRENT DISPLAY AT CURVE TRACER

Figure 20.30(a) and (b) show gate current and gate voltage measurement. The sensitivity at every step depends on the setting of step selector switch. By using steps/family and step zero adjustment reasonably accurate measurements can be made.

Another possibility is to display gate current and gate voltage simultaneously.



FIGURE 20.31 GATE VOLTAGE AND GATE CURRENT TO TRIGGER FOR THYRISTOR, DISPLAYED ON CURVE TRACER

The horizontal amplifier has to be switched to display base current. Sensitivity can be selected by the step selector switch (ma/step) and the vertical amplifier is switched to "base volts" position, which connects this amplifier to the D.U.T.'s gate cathode terminals. The series gate resistor no longer influences the gate voltage measurement.

20.15.3 Forward Current & On-State Voltage Measurement

The Tektronix 575 and 576 can be used to measure the on-state voltage of power thyristors and triacs up to 10 amps and in a pulsed mode up to 20 amperes. (The 576 pulsed high current fixture increases the step generator and collector supply by a factor of 10.) This is sufficient for low and medium current thyristors. After the D.U.T. is connected as shown in Figure 20.29(b), a low voltage and an appropriate series resistor on the collector supply is selected. The horizontal amplifier will display the anode current and the vertical amplifier will display the on-state voltage of the device. The device is triggered into conduction by increasing the gate current on the step selector switch. Anode current can now be increased by increasing the collector supply voltage or decreasing the dissipation limiting resistor. The horizontal deflection will allow a convenient reading of the on-state voltage of the device at the appropriate current.




FIGURE 20.32 DISPLAY ON CURVE-TRACER OF ON-STATE VOLTAGE MEASUREMENT

More measurements like holding and latching current measurements can be done. For more information see references 2, 3, and 4.

20.16 ELEVATED TEMPERATURE TESTING

In Chapter 12, Zero Voltage Switching, there is a wealth of information on temperature controllers which would be very suitable for heating the test devices wherever elevated temperature testing is necessary.

20.17 COMMERCIAL THYRISTOR TEST EQUIPMENT

Several manufacturers offer ready-made thyristor test equipment, or design and build it to customer specifications. Some are listed below and should be contacted directly for details.

Lorlin
Precision Road
Danbury, Conn. 06810

Teradyne 183 Essex St. Boston, Mass. 02111

Tektronix, Inc. P.O. Box 500 Beaverton, Oregon 97005

Mastech Inc. 478 East Brighton Ave. Syracuse, New York 13210

REFERENCES

- "Pressure Contact Semiconductor Devices," W. Warburton, W. F. Lootens, T. Staviski, IEEE IGA Conference Record 1966.
- Semiconductors Device Measurements, First Edition, Tektronix, 1968.
- 3. Tektronix Instruction Manual, Type 575 Curve Tracer.
- 4. Tektronix Instruction Manual, Type 576 Curve Tracer.
- "Turn-Off Time Characterization and Measurement of Silicon Controlled Rectifiers," R. F. Dyer and G. K. Houghton, AIEE CP 61-301. (Available as General Electric Application Note 200.15)
- JEDEC Recommended Standard for Thyristors, available from Electronic Industries Association, 2001 Eye Street, N.W., Washington, D.C. 20006.

21 SELECTING THE PROPER THYRISTOR AND CHECKING THE COMPLETED CIRCUIT DESIGN

21.1 SELECTING THE PROPER THYRISTOR

A glance at the device specification section in Chapter 22 shows that the equipment designer has available to him a wide range of thyristor components from which to choose. Basic SCR types are offered with current ratings extending from 0.8 amp to 1400 amps RMS, and with voltage ratings spanning the range 15 volts through 2600 volts peak. In many instances, within this range, economy/light industrial SCR's exist side by side with similarly rated industrial military types. Many specialized SCR types also are listed, including high speed inverter SCR's with guaranteed dynamic characteristics, SCR's for use over very wide temperature ranges, SCS's, PUT's light-activated SCR's, very high voltage SCR's, and SCR's tested to very rigid quality levels for high reliability applications. Bidirectional thyristors (triacs), intended primarily for use on 120 volt and 240 volt AC power lines, are presently available in 3, 6, 10, 15 and 25 amp sizes. Diacs and UJT's, while not strictly speaking thyristors, are included because of their wide usage as thyristor trigger components. Packaged assemblies ("stacks") of individual thyristors and/or rectifier diodes-both with and without suitable control circuitry-complete the range. For the equipment designer understandably confused by this profusion of types, the following selection criteria are offered.

21.1.1 Semiconductor Design Trade-Offs

Within the present state of the power semiconductor art, it is true to say that there is no such thing as a "universal thyristor." An SCR optimized for use in a high speed inverter or chopper circuit for instance, may be a bad choice for use in a 50 or 60 Hz phase control application. By the same token, a thyristor designed for use in very high voltage applications is by nature unsuited for use in high frequency circuits. These various incompatibilities stem from the fact that most device design approaches leading to good high power handling capabilities (voltage or current) are diametrically opposite to those leading to good high frequency performance. As a result state of the art high frequency devices tend to have limited power handling capabilities, while the highest power devices are relatively slow. Between these two extremes there are naturally many general-purpose devices that combine medium speed performance with medium power handling capabilities. Figure 21.1 summarizes some of the design factors that affect practical thyristor electrical performance at this writing.

			EFFE	CT ON	
Design Variable (increase)	Current Rating	Voltage Rating	Turn Off Time	dv/dt Withstand Ability	Ability to Switch High Currents Rapidly (di/dt)
Pellet Area (emitter)	1				
Base Width	4	A			\
Resistivity	4	*			4
Lifetime	A	A	1	V	A
Thermal Resistance	4	4	1	↑	4
Surface Contouring	4	*	11 11379	MA THE RUL	43225 13
Emitter Shorts		*	*	A	4
Optimized Gate Structure	(Se	e Chapter 1	for Discussi	ion)	ago art to

Key: Beneficial Effects—
Increase

Undesirable Effects— Increase ↑ Decrease ↓

FIGURE 21.1 THYRISTOR DESIGN TRADE-OFFS

Chapter 1 contains more information on these different design trade-offs. One critical item is the gate structure. The simple point gate is satisfactory for low di/dt applications but more intricate gate designs are required as di/dt stress increases. These latter designs sacrifice emitter area so that the current rating decreases for a given silicon pellet size.

There are also several design compromises discussed in Chapter 1 that can be made in the *mechanical construction* of a thyristor. For example, when a thyristor is designed specifically for use in the light industrial and consumer markets—environments characterized by limited temperature excursions and absence of wide range cyclical loading—simple low cost fabrication techniques are usually employed in its construction. Such techniques, while completely adequate for their intended purpose, would be completely unacceptable if applied to the design of a 500 amp SCR destined for use in a steel mill drive. Here, a premium thermal-fatigue resistant and high voltage structure would be a "must."

21.1.2 Selection Check List

To select and apply any thyristor successfully, none of its published ratings should be exceeded. Equally evident, it would be uneconomical to apply the device too conservatively. To make a proper device selection then, the equipment designer should first of all prepare a check-list outlining all the limiting conditions of his particular application. Section 21.4 contains all of the component specifications that have to be considered. Since thyristor ratings are usually specified as maximum or minimum values (worst case), the designer subsequently can determine which device best fits the needs of the application. The following is a check list of the steps that should be taken or considered in selecting the proper thyristor for a given application.

Step 1. Determine Circuit Requirements on Thyristor

Voltage across and current through the thyristor must be determined in terms of circuit input voltage and output power requirements. Figure 9.4 shows these relationships for some common SCR circuits.

Note. Check voltage transients (Chapter 16).

Check current carrying capability required of the thyristor if the current waveform is irregular (Chapter 3) or has a high starting component.

Determine temperature range over which the circuit must operate. Is a high-reliability or "MIL-Spec" device desirable or mandatory?

Step 2. Select Proper Thyristor

Refer to Section 22.1 and then to the more detailed specifications in Chapter 22. For final check, consider individual device specification sheets with more detailed information.

Step 3. Determine Proper Heatsink

(a) Check maximum allowable ambient temperature if a lead mounted device was selected.

(b) Select proper size heatsink from fin curves given on the specification sheet for stud mounted types. OR determine the power dissipation of the device in order to design an air or liquid cooled heat exchanger following Chapter 18. OR select suitable pre-assembled thyristor stack assembly from the many types available as indicated in Chapter 22.

Step 4. Design Triggering Circuit

See Chapter 4 for thyristor triggering requirements and design criteria. Commercially packaged triggering circuits are also available using magnetic, light sensitive or semiconductor components.

Step 5. Design Suitable Overload Protection, if Required

Protect the thyristors and associated semiconductors against short circuit and other fault conditions.¹ In some applications, economic factors and industry practice may preclude or not require protective circuitry coordination. *Do not overlook "normal overloads"* such as cold inrush to incandescent light bulbs² or starting current of induction motors, etc.

Beyond these elementary steps, there are often other considerations meriting special attention:

1. Series or parallel operation of individual thyristors-Chapter 6.

2. Radio interference suppression-Chapter 17.

3. Frequency response—Chapter 3 and Chapter 5.

21.2 CHECKING CIRCUIT DESIGN

The purpose of this section is to aid the designer in diagnosing and curing poor performance in his completed circuit. It also provides a step-by-step procedure for checking the design to ensure long life and reliable operation of the thyristors.

21.2.1 Thyristor Ratings and Characteristics

Thyristors must be operated within their ratings as given in the specification sheet. Do not design around samples; the sample may well be much better than the type number would indicate. If production quantities are later involved, some thyristors may be received which are, for example, of lower voltage capability than the sample or they may have longer turn-off times, lower dv/dt's, etc. *Use specification sheet limit values not data* gleaned from samples.

Voltage and current measurements must be made on all thyristors in the prototype. For this purpose an oscilloscope is essential. It should have a rise time of less than 100 nanoseconds in order that the waveforms may be reliably scanned for steep wave fronts.

Measurements should be made under extreme as well as normal load conditions. Include open-circuit operation, momentary overloads, and the first starting cycle.

21.2.2 Voltage Measurement (See also Chapter 20)

Make sure that the probe is adjusted to give a flat response. Make sure too that no ground-current loops are present; the rule is that only one ground lead should run from the circuit to the oscilloscope.

21.2.3 Current Measurement (See also Chapter 20)

Current measurements are more difficult to make accurately than voltage measurements. No universal instrument is available but satisfactory results are obtained using a combination of the following types.

Current Probe. This is a clamp-on type of current transformer with the secondary connected to an oscilloscope. An example is the Tektronix Type P6016 current probe, Figure 21.2. When used with an amplifier this probe can handle 15 amperes peak to peak and has a frequency response extending from 50 Hz to 20 mHz. It is especially useful for measuring gate-current pulses because the readings are free from external pick up.




FIGURE 21.2 CURRENT PROBE AND AMPLIFIER

This type of instrument cannot measure DC and is liable to saturate if the DC component exceeds 0.5 ampere. The current range of the current probe of Figure 21.2 may be extended by winding a current transformer as shown in Figure 21.3.




FIGURE 21.3 METHOD FOR EXTENDING CURRENT RANGE OF OSCILLOSCOPE CURRENT PROBE

The core may be of ferrite, powdered iron or powdered molybdenum (typically Arnold Mfg. Co. Cat. #106073-2). The number of turns = current ratio, thus Figure 21.3 shows a 10:1 arrangement.

Tektronix now has another clamp-on current probe that can measure both AC and DC. The Tektronix P6042 current probe is designed for use with oscilloscope systems having either 50 ohm or high-impedance inputs. The maximum currents it can measure depends upon frequency and varies from 20 A P-P at 0.1 Hz to 2 A P-P at 50 MHz.

Current Shunt. The current shunt must be a non-inductive resistor which is inserted in the circuit. The voltage across this resistor is then observed on an oscilloscope. An inexpensive form of a current shunt is described in Chapter 20 along with construction details.

A much more elegant design is shown in Figure 21.4. This shunt, made by T & M Research Products, 129 Rhode Island, N.E., Albuquerque, New Mexico 87108, has a frequency response from DC to 150 MHz and can carry 60 amperes rms continuously. The only limitations of this form of current measurement lie in the practical difficulty of inserting the shunt in the circuit and in avoiding false readings due to stray pick up from ground loops.




FIGURE 21.4 A COMMERCIAL NON-INDUCTIVE CURRENT SHUNT

21.2.4 The Power Circuit

The following anode voltage and current relations should be measured on all thyristors in the circuit:

Peak forward blocking voltage

Peak reverse voltage

dv/dt

Turn-off time (t_a) (if required, as in an inverter or chopper)

Rate of change of turn-on current (initial di/dt)

Forward current before turn-off (if required)

Peak reverse current (if required)

Initial start-up current, e.g., inrush or latching, and holding currents (if required)

Fault currents (if required)

These items are generally detailed in the specification sheet. If the thyristor is running outside of specifications, either choose another device with an improved rating or modify the circuit so as to run the device within ratings.

21.2.5 Modifications to Soften dv/dt

Add a series RC network across the thyristor. Note that this may, with low values of R, increase the di/dt. The effectiveness of the network may be increased by shunting a fast recovery diode across the resistor. This increases softening of the dv/dt without worsening the initial di/dt (see Chapter 6).

21.2.6 Modifications to Soften Initial di/dt

The initial di/dt may be limited by means of a reactor or saturating reactor connected in series with the thyristor. The design of the saturating reactor is discussed in Chapter 5.

21.2.7 Gate Circuit

The following gate voltage and current relations should be measured in the prototype:

Gate voltage before triggering Peak gate triggering voltage

Pulse width of triggering gate voltage

Gate triggering current Gate current rise time

From the above data check that the following are within the specified limits:

Peak and average gate power Peak reverse voltage on gate Peak gate triggering voltage

Note that for short trigger pulses the peak gate voltage that will trigger all thyristors has to be increased as the pulse width decreases (Chapter 4).

Remember that a slowly rising gate pulse that will only just trigger a thyristor is liable to increase local junction heating if fast rising anode currents exist. Always trigger an SCR used in inverters with as steep a rise time as possible (preferably shorter than 500 ns) and with as high an amplitude as is permitted. Although this "hard" drive is not always a condition of specification for some of the newer amplifying gate SCR's, it never hurts to trigger hard (within rating) as the turn-on is considerably better yet with hard drive.

Negative gate bias voltage may be applied to some SCR's that do not have emitter shorting in the off-state to improve dv/dt and turn-off time. This also eliminates random triggering due to noise. As always, the data sheet must be checked to make sure that negative gate voltage does not increase off-state blocking losses excessively (Section 4.3.5) or worse yet, trigger on the SCR.

Where the anode current of an SCR is liable to oscillate due to resonance in the load, it will be necessary to trigger the SCR with a broad pulse. A gate pulse which did not extend to time t_2 in Figure 21.5 would result in only the shaded part of the anode current flowing. By continuing the gate pulse to time t_2 , the SCR will be retriggered when the circuit again causes anode current to flow. Extended gate pulse duration is also necessary when triggering is initiated before current zero in phase control applications with lagging power factor load as discussed in Section 9.6.




FIGURE 21.5 TYPICAL OSCILLATORY ANODE CURRENT WAVEFORM

Alternatively, the gate may be triggered by a train of pulses such as shown in Figure 21.6.



FIGURE 21.6 PULSE TRAIN FOR GATE TRIGGERING

Check the gate current for spurious signals. The clamp-on current probe described previously is ideal for this purpose.

21.2.8 Temperature Measurement

The case and junction temperatures of a thyristor have a strong influence on its characteristics. It is therefore necessary in checking thyristors in a circuit to measure the case temperature of each and, if the specification sheets do not supply adequate data, to estimate the junction temperature.

The power dissipation and consequently case temperature, depend upon the on-state voltage and switching losses. Since the thyristor being tested most likely will not be a limit sample, the following procedure should be followed in making a heat run:

- 1. Refer to the specification sheets to find the maximum power dissipation under worst case load current.
- 2. Disable the rest of the circuit and pump DC current through the device.
 - Measure the on-state voltage with a digital voltmeter or other highly accurate voltmeter.
 - 4. Increase the current until the worst case power dissipation limit is attained and measure the case temperature at the highest expected ambient temperature.

The estimated junction temperature should then be used in prescribing the required thyristor characteristics. Methods of calculating the junction temperature are discussed in Chapter 3.

21.2.9 Magnetic Saturation

Iron core inductors and transformers can saturate and can cause of some thyristor circuits to malfunction. There are two cases where unexpected saturation can commonly be encountered.

- 1. In phase control circuits with a transformer load. Asymmetrical triggering, whether gate or anode type triggering, will cause a DC component of current to flow through the transformer, thus tending to saturate it.
- 2. When an inverter is initially triggered, the voltage applied to the iron core transformer may be in the same polarity as the half cycle before it was previously turned off. The additional magnetomotive force may cause saturation of the core.

Corrective methods include:

- (a) Designing the core for operation at reduced flux density.
- (b) Controlling the trigger pulses so that the magnetization polarity is symmetrical and is always automatically reversed.
- (c) Starting at a frequency which is momentarily higher than normal.
- (d) Introduction of current limiting impedance.

21.2.10 Supply Impedance

Check the power supply impedance. Remember that in an inverter the supply has to carry output-frequency current. Electrolytic capacitors are not always suitable for carrying AC superimposed on DC owing to their relatively high loss factor. Oil impregnated paper capacitors are much better.

Avoid having mechanical switches in the line from the supply to the thyristor whenever possible. Contact bounce is a common cause of transients and high values of dv/dt.

21.3 SCR SELECTION EXAMPLES

One of the more critical factors involved in selecting the proper SCR is the current carrying capability of the device. Too large an SCR will needlessly raise the cost of the design while too small a one will compromise the reliability, since, like all solid state devices, SCR's are very sensitive to over temperature.

21.3.1 Current Conversion Factors

Quite frequently it is required to compute the RMS and/or average current from peak currents, pulse widths, phase angles, etc., in order to choose the proper thyristor. Therefore, this section contains many different formulae and graphs to facilitate these conversions.

21.3.2 Definitions of Terms

For the sake of completeness, the following definitions have been grouped together. From Figure 21.7:




FIGURE 21.7 DEFINITION OF TERMS

1) The average value of the function f(t) over the interval $a \le t \le b$ is:

$$AVG = \frac{1}{b-a} \int_{a}^{b} f(t) dt$$
 (21.1)

2) The RMS value is:

RMS =
$$\left[\frac{1}{b-a} \int_{a}^{b} f(t)^{2} dt \right]^{\frac{1}{2}}$$
 (21.2)

3) Form factor (F) is defined as:

$$F = \frac{RMS}{AVG}$$
 (21.3)

The following special cases, which are significant in thyristor circuits, can be derived from the above formulas:

1) Half-wave phase control:

$$I_{AVG} = \frac{I_{PK}}{2\pi} \left[1 + \cos \alpha \right] \tag{21.4}$$

$$I_{RMS} = \frac{I_{PK}}{2} \left[1 - \frac{\alpha}{\pi} + \frac{\sin 2\alpha}{2\pi} \right]^{\frac{1}{2}}$$
 (21.5)

$$F = \frac{\pi \left[1 - \frac{\alpha}{\pi} + \frac{\sin 2\alpha}{2\pi}\right]^{\frac{1}{2}}}{1 + \cos\alpha}$$
 (21.6)

Where α is the phase angle of triggering. Figure 9.2 has plotted the ratio of I_{AVG}/I_{PK} , I_{RMS}/I_{PK} and F vs α is shown in Figure 9.7.

2) Full-wave phase control (see Figures 9.3 and 9.7):

$$I_{AVG} = \frac{I_{PK}}{\pi} \left[1 + \cos \alpha \right] \tag{21.7}$$

$$I_{RMS} = \frac{I_{PK}}{\sqrt{2}} \left[1 - \frac{\alpha}{\pi} + \frac{\sin 2 \alpha}{2 \pi} \right]^{\frac{1}{2}}$$
 (21.8)

$$F = \frac{\pi}{\sqrt{2}} \left[\frac{1 - \frac{\alpha}{\pi} + \frac{\sin 2\alpha}{2\pi}}{1 + \cos \alpha} \right]^{\frac{1}{2}}$$
 (21.9)

Note that values from Figure 9.7 must be divided by $\sqrt{2}$.

3) Variable frequency sine wave inverter (see Figure 21.8 for definition of terms):

$$I_{AVG} = \frac{2 \cdot I_{PK}}{\pi} \left(\frac{\tau}{T}\right) \tag{21.10}$$

$$I_{RMS} = I_{PK} \left[\frac{\tau}{2 T} \right]^{\frac{1}{2}} \tag{21.11}$$

$$F = \frac{\pi}{2} \left[\frac{T}{2\pi} \right]^{\frac{1}{2}} \tag{21.12}$$

4) Rectangular waveshapes:

$$I_{AVG} = I_{PK} \left(\frac{\tau}{T} \right) \tag{21.13}$$

$$I_{RMS} = I_{PK} \left[\frac{\tau}{T} \right]^{\frac{1}{2}} \tag{21.14}$$

$$F = \left[\frac{T}{\tau} \right]^{\frac{1}{2}} \tag{21.15}$$

Equations 21.10 through 21.15 have been plotted on Figures 21.8 and 21.9.




FIGURE 21.8 CONVERSION & FORM FACTORS FOR VARIABLE FREQUENCY, SINEWAVE INVERTER




FIGURE 21.9 CONVERSION & FORM FACTORS FOR VARIABLE WIDTH RECTANGULAR WAVE INVERTERS

21.3.3 SCR Bridge

The basic three phase SCR bridge as shown in Figure 21.10, is being used to control a 75 HP, 500 V DC motor. The motor is rated at 126 A full load and can withstand a 200% overload condition for one minute.




FIGURE 21.10 THREE PHASE BRIDGE CIRCUIT WITH THREE CONTROLLED LEGS


Since the thermal time constants of SCR's are so small in comparison to a motor, a one minute overload for them puts them practically into thermal equilibrium. Therefore the SCR and heatsink are designed around the overload limit. Under this condition:

 I_{AVG} (SCR) = 252/3 = 84 A (120° conduction) I_{RMS} (SCR) = (252) (0.578) = 145 A (RMS)


Therefore, step 1 is to find all phase control SCR's that can carry this current at "reasonable" case temperatures.

The units selected from Chapter 22 based on the RMS limit that should be considered would be: C180, C185, C280, C350, C354 and C358. But the C354, C358 and C185 are inverter types and since their good dynamic characteristics are not needed here, they can be deleted from the list. The C280 is really too large so it too can be eliminated.

Before proceeding, the data sheets on these devices must be consulted. Figures 21.11 and 21.12 show the current derating with temperature and power dissipation of these two devices.




a. Maximum Allowable Case Temperature For Sinusoidal Current Waveform




b. Average Forward Power Dissipation For Sinusoidal Current Waveform

FIGURE 21.11 ALLOWABLE CURRENT AND POWER DISSIPATION CURVES FOR THE C180 SCR



a. Maximum Allowable Case Temperature For Sinusoidal Current Waveform



b. Average Forward Power Dissipation For Sinusoidal Current Waveform

FIGURE 21.12 ALLOWABLE CURRENT AND POWER DISSIPATION CURVES FOR THE C350 SCR

At 120° conduction 84 A average, the maximum case temperatures allowed for these two devices are:

 T_C (C350) = 93°C (double side cooling)

 $T_{\rm C}({\rm C}180) = 100^{\circ}{\rm C}$

The respective power dissipations are:

P(C350) = 160 watts

P(C180) = 115 watts

Determine the maximum permissible heatsink temperature under the overload condition assuming that the C350 has a thermal contact resistance of .03°C/watt while that of the C180 is .08°C/watt when coated

with a thin layer of silicone grease.

$$T_{H.S.}$$
 (C350) = 93 - (.03 × 160) \approx 88°C $T_{H.S.}$ (C180) = 100 - (.08 × 115) \approx 91°C

The final step is the heatsink design. The required thermal resistance of the heatsink to allow the SCR to operate in a 40°C ambient is:

$$\begin{split} R_{\Theta SA} & (C350) = \frac{T_S - T_A}{P_{D(M)}} \\ &= \frac{88 - 40}{160} \approx .30^{\circ} \text{C/W} \\ R_{\Theta SA} & (C180) = \frac{91 - 40}{115} \approx .44^{\circ} \text{C/W} \end{split}$$

Both SCR's would be reasonable choices. The final selection will be economic since now the lower cost of the C350 is going to be traded off against a larger and more expensive heatsink. Furthermore, protection for the C180 will be easier because of its larger I²t, almost four times larger than that of the C350. There are also several intangible factors such as ease of SCR replacement in the field and slightly better reliability of the larger device since it will run slightly cooler under normal operating conditions.

21.3.4 Inverter SCR Selection

The current waveshapes of a 1 kHz sinewave inverter can be seen in Figure 21.13. The SCR must block 900 volts.




FIGURE 21.13 EXAMPLE SINEWAVE INVERTER WAVEFORMS

From Figure 21.8, $I_{\rm (RMS)}=89$ A. The following 110 $A_{\rm (RMS)}$ SCR's have been chosen from Chapter 22 for closer scrutiny — C52, C150, C154 and C158.

Since the C52 and C150 are phase control devices, the dynamic stresses imposed by the circuit, such as turn-off time, dv/dt and di/dt, will cause these SCR's to malfunction. The upper blocking voltage of the C154, moreover, is 600 volts, which is 300 volts short of the required 900 volts.

Figure 3.19 in Chapter 3 shows the maximum, allowable sinewave current pulses for the C158. At 1 kHz, 100 μ sec pulse, the peak current is 450 A. Since this device is also available in voltage grades up to 1200 volts, it is the natural choice for this application. The commutation circuit is designed to exceed its maximum turn-off time by a suitable safety margin.

cations. Min. Starting Load Load Max. Load Load Peak forward blocking voltage Peak reverse voltage Rate of change of turn-on current at operating frequency Forward current before turn-off Average forward current RMS forward current Peak reverse current Surge currents Maximum gate voltage before triggering Maximum gate reverse voltage before triggering Peak gate triggering voltage Peak gate triggering current Peak gate power Average gate power Gate voltage rise time No spurious signals on gates Gate pulse width suitable for the circuit No undesired saturation in magnetic core reactors No undesired saturation in magnetic core transformers Power supply impedance No contact bounce effects from mechanical switches Electrolytic capacitors checked for high AC current Case temperature Operation satisfactory at maximum ambient

REFERENCES

Operation satisfactory at minimum ambient

temperature

temperature

 "Take the Guesswork Out of Fuse Selection," F. B. Golden, The Electronic Engineer, July 1969.

2. "Solid State Incandescent Lighting Control," R. W. Fox, Application Note 200.53, General Electric Company, Syracuse, N. Y.

22

GENERAL ELECTRIC THYRISTOR AND DIODE CONDENSED SPECIFICATIONS

This chapter is primarily devoted to condensed specifications of General Electric's thyristors, thyristor assemblies, trigger devices, and diodes. These specifications are intended for reference only. For full information the designer should rely on the complete specifications indicated for each type.

The Selector Guides for Phase Control and Inverter SCR's are laid out to provide quick recognition of the four major selecting parameters — current, voltage, speed (for Inverter SCR's) and package. Other important parameters such as surge current and dv/dt capability are also included. Comments highlighting unique characteristics, package types, etc., are included to aid you in your SCR selection.

Unabridged specifications should be consulted for detail design parameters.

The initial selection of an SCR starts with identifying the current requirements, since this offers a measure of SCR pellet and/or package size. SCR's are generally categorized by maximum allowable RMS current, $I_{T(RMS)}$. The designer is cautioned that actual SCR current capability is influenced by the

- cooling system
- switching frequency (more prevalent with inverter applications)
- ambient temperature
- coordination of SCR surge current capability with system current limiting (fusing)

It's prudent to check the detailed current rating information provided on the full specification insuring that the SCR's maximum current rating exceeds the worst case use conditions.

"Phase Control" is a term used to describe SCR's where fast turn-off time is not a prime requirement. The trade-offs in SCR design are such that turn-off time has an unfavorable relationship to current and voltage capability for any given junction size. Primary application for a device with relatively slow turn-off are AC phase control — hence the name "Phase Control." This type of device is also used for zero voltage switching and select pulse applications.

Inverter SCR's are characterized for turn-off time (commutation speed) capability and other speed characteristics. When designing for speed, the parameter trade offs must be carefully weighed. Thus the large matrix of speed, current and voltage capability for inverter SCR's. As the name implies, major applications for these devices are DC/AC inverters. Additionally, they are used in cycloconverters and other pulse applications requiring high speed capability.

SILICON SIGNAL TRANSISTORS GENERAL PURPOSE AMPLIFIERS TO 98 PACKAGE



Device	Туре	@ 10mA	h	FE	'	CE(SAT)	f _T Typical	C _{cb} @ 10V, 1 MHz	P _T @ 25°0
Device	Туре	(V)	MinMax.	@ I _C , V _{CE} (V)	(V) Max	. @ I _C , I _B	(MHz)	Typical (Pf)	(mW)
2N2711	NPN	18	30-90	2mA, 5	1.6	50mA, 3mA	120	7	360
2N2712	NPN	18	75-225	2mA, 5	1.6	50mA, 3mA	120	7	360
2N2713	NPN	18	30-90	2mA, 5	0.3	50mA, 3mA	120	5	360
2N2714	NPN	18	75-225	2mA, 5	0.3	50mA, 3mA	120	5	360
2N2923	NPN	25	90-180*	2mA, 10	1.6	50mA, 3mA	120	7	360
2N2924	NPN	25	150-300*	2mA, 10	1.6	50mA, 3mA	120	7	360
2N2925	NPN	25	235-470*	2mA, 10	1.6	50mA, 3mA	120	7	360
2N2926	NPN	18	35-470*	2mA, 10	1.6	50mA, 3mA	120	7	360
2N3390	NPN	25	400-800	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3391	NPN	25	250-500	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3391A	NPN	0.5						POTES OF	
		25	250-500	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3392	NPN	25	150-300	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3393	NPN	25	90-180	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3394	NPN	25	55-110	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3395	NPN	25	150-500	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3396	NPN	25	90-500	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3397	NPN	25	55-500	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3398	NPN	25	55-800	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3402	NPN	25	75-225	2mA, 5	0.3	50mA, 3mA	150	5	560
2N3403	NPN	25	180-540	2mA, 5	0.3	50mA, 3mA	150	5	560
2N3404	NPN	50							
			75-225	2mA, 5	0.3	50mA, 3mA	150	5	560
2N3405	NPN	50	180-540	2mA, 5	0.3	50mA, 3mA	150	5	560
2N3414	NPN	25	75-225	2mA, 5	0.3	50mA, 3mA	150	5	360
2N3415	NPN	25	180-540	2mA, 5	0.3	50mA, 3mA	150	5	360
2N3416	NPN	50	75-225	2mA, 5	0.3	50mA, 3mA	150	5	360
2N3417	NPN	50	180-540	2mA, 5	0.3	50mA, 3mA	150	5	360
2N3662	NPN	12	20-	8mA, 10	0.6	10mA, 1mA	1000	.9	200
2N3663	NPN	12	20-	8mA, 10	0.6	10mA, 1mA	1000	.9	200
					112	agledb o			
2N3844	NPN	30	35-70	2-4.5	00	10-4 1-4		Die it	-
2N3844A	NPN	30		2mA, 5	0.2	10mA, 1mA	150	2	360
2N3845	NPN	25	35-70	2mA, 5	0.2	10mA, 1mA	150	2	360
			60-120	2mA, 5	0.2	10mA, 1mA	150	2	360
2N3845A	NPN	25	60-120	2mA, 5	0.2	10mA, 1mA	150	2	360
2N3854	NPN	36	35-70	2mA, 5	0.2	10mA, 1mA	200	1.7	360
2N3854A	NPN	36	35-70	2mA, 5	0.2	10mA, 1mA	200	1.7	360
2N3855	NPN	36	60-120	2mA, 5	0.2	10mA, 1mA	200	1.7	360
2N3855A	NPN	36	60-120	2mA, 5	0.2	10mA, 1mA	200	1.7	360
2N3856	NPN	36	100-200	2mA, 5	0.2	10mA, 1mA	200	1.7	360
2N3856A	NPN	36	100-200	2mA, 5	0.2	10mA, 1mA	200	1.7	360
2N3858	NPN	40	60-120	2mA, 5	0.125	10mA, 1mA	150	2	360
2N3858A	NPN	60	60-120	2mA, 5	0.125	10mA, 1mA		2	
2N3859	NPN	40	100-200	2mA, 5	0.125	10mA, 1mA	150	2 2	360
2N3859A	NPN	60	100-200		0.125		150		360
2N3860	NPN	40	150-300	2mA, 5 2mA, 5	0.125	10mA, 1mA 10mA, 1mA	150 150	2 2	360 360
2N3877	NPN	70	20						
2N3877 2N3877A		70	20-	2mA, 5	0.125	10mA, 1.0mA	120	2	360
	NPN	85	20-	2mA, 5	0.125	10mA, 1.0mA	120	2	360
2N3900	NPN	18	250-500	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3900A	NPN	18	250-500	2mA, 5	1.6	50mA, 3mA	120	7	360
2N3901	NPN	25	350-700	2mA, 5	1.6	50mA, 3mA	120	7	360



SILICON SIGNAL TRANSISTORS GENERAL PURPOSE AMPLIFIERS TO-98 PACKAGE

Device	Туре	BV _{CEO} @ 10mA		PE	V	CE(SAT)	f _T Typical	C _{cb} @ 10V 1 MHz	P _T @ 25°C
		(V)	MinMax.	@ I _C , V _{CE} (V)	(V) Max.	@ I _C , I _B	(MHz)	Typical (Pf)	
2N4256	NPN	40	100-500	2mA, 5	0.125	10mA, 1.0mA	120	2	360
2N4424	NPN	40	180-540	2mA, 5	0.3	50mA, 3mA	150	5	360
2N4425	NPN	40	180-540	2mA, 5	0.3	50mA, 3mA	150	5	360
2N5172	NPN	25	100-500	10mA, 10	0.25	10mA, 1mA	100	2	360
2N5174	NPN	75	40-600	10mA, 5	0.95	10mA, 1.0mA	120	2	360
2N5232	NPN	50	250-500		0.125	10mA, 1mA	150	2	360
2N5232A	NPN	50	250-500	2mA, 5					360
2N5232A	NPN			2mA, 5	0.125	10mA, 1mA	150	2	
		50	400-800	2mA, 5	0.125	10mA, 1mA	150	2	360
2N5249A	NPN	50	400-800	2mA, 5	0.125	10mA, 1mA	150	2	360
2N5305	NPN	25	2K-20K	2mA, 5	1.4	200mA, 0.2mA	60	4	400
2N5306	NPN	25	7K-70K	2mA, 5	1.4	200mA, 0.2mA	60	4	400
2N5307	NPN	40	2K-20K	2mA, 5	1.4	200mA, 0.2mA	60	4	400
2N5307	NPN	40	7K-70K	2mA, 5	1.4	200mA, 0.2mA	60	4	400
2140300	INFIN	40	/K-/OK	21117, 5	1.7	20011171, 0.211171			100
2N5309	NPN	50	60-120	10µA, 5	0,125	10mA, 1mA	150	2	360
2N5310	NPN	50	100-300	10µA, 5	0.125	10mA, 1mA	150	2	360
2N5311	NPN	50	250-500	10µA, 5	0.125	10mA, 1mA	150	2	360
									Sign -
2N5354	PNP	25	40-120	50mA, 1	0.25	50mA, 2.5mA	200	5	360
2N5355	PNP	25	100-300	50mA, 1	0.25	50mA, 2.5mA	200	5	360
2N5365	PNP	40	40-120	50mA. 1	0.25	50mA, 2.5mA	350	5	360
2N5366	PNP	40	100-300	50mA, 1	0.25	50mA, 2.5mA	350	5	360
2140000	1141	40	100-300	John, t	0.23	Johna, Z.Jina	330		300
2N5418	NPN	25	40-120	50mA, 1	0.25	50mA, 2.5mA	250	4	400
2N5419	NPN	25	100-300	50mA, 1	0.25	50mA, 2.5mA	250	4	400
2N6076	PNP	25	100-500	10mA, 10	0.25	10mA, 1.0mA	300	5	360
D16G6 -	NPN	12	20-	8mA, 10	0.6	10mA, 1.0mA	1000	.9	200
D29E1	PNP	25	60-200	2mA, 2	0.75	500mA, 50mA	150	9.4	500
D29E2	PNP	25	150-500	2mA, 2	0.75	500mA, 50mA	165	9.4	500
D29E4	PNP	40	60-120	2mA, 2	0.75	500mA, 50mA	120	9.4	500
D29E5	PNP	40	100-200	2mA, 2	0.75	500mA, 50mA	135	9.4	500
22056	PNP	40	150-300	2-0.0	0.75	E00-A E0-A	150	9.4	500
D29E6				2mA, 2	0.75	500mA, 50mA	150		
D29E9	PNP	60	60-120	2mA, 2	0.75	500mA, 50mA	120	9.4	500
D29E10	PNP	60	100-200	2mA, 2	0.75	500mA, 50mA	135	9.4	500
D33D21	NPN	25	60-200	2mA, 2	0.75	500mA, 50mA	150	9.4	625
D33D22	NPN	25	150-500	2mA, 2	0.75	500mA, 50mA	165	9.4	625
D33D24	NPN	40	60-120	2mA, 2	0.75	500mA, 50mA	120	9.4	625
D33D25	NPN	40	100-200	2mA, 1	0.75	500mA, 50mA	135	9.4	625
D33D26	NPN	40	150-300	2mA, 2	0.75	500mA, 50mA	150	9.4	625
D33D29	NPN	60	60-120	2mA, 2	0.75	500mA, 50mA	120	9.4	625
D33D30	NPN	60	100-200	2mA, 2	0.75	500mA, 50mA	135	9.4	625

SILICON SIGNAL TRANSISTORS GENERAL PURPOSE AMPLIFIERS TO-92 PACKAGE



Device	Type	BV _{CEO} @ 10mA		h _F E			VCE	(sat)		f _T Typical	C _{cb} @ 10V	I _C Continuous	P _T @ 25°
Device	туро	(V)	Min.	Max.	@ I _C (mA)	V _{CE} (V)	Max. 6	I _C (mA)	IB(mA)		Typical (P _F)	(mA)	(mW)
2N3903	NPN	40	50	150	10	1	.3	50	5	300	2.5	200	350
2N3904	NPN	40	100	300	10	1	.3	50	5	350	2.5	200	350
2N3905	PNP	40	50	150	10	1	.4	50	5	250	2.5	200	350
2N3906	PNP	40	100	300	10	1	.4	50		300	2.5	200	350
									5				
2N4123	NPN	30	50	150	2	1	.3	50	5	300	2.5	200	350
2N4124	NPN	25	120	360	2	1	.3	50	5	350	2.5	200	350
2N4125	PNP	30	50	150	2	1	.4	50	5	250	2.5	200	350
2N4126	PNP	25	120	360	2	1	.4	50	5	300	2.5	200	350
2N4400	NPN	40	50	150	150	1	.4	150	15	225	3.5	600	350
2N4401	NPN	40	100	300	150	1	.4	150	15	275	3.5	600	350
2N4402	PNP	40	50	150	150	2	.4	150	15	300	5.0	600	350
						2							
2N4403	PNP	40	100	300	150		.4	150	15	350	5.0	600	350
2N4409	NPN	50	60	400	10	1	.2	1	.1	100	5.0	250	625
2N4410	NPN	80	60	400	10	1	.2	1	.1	100	5.0	250	625
2N5088	NPN	30	300	900	.1	5	.5	10	1	75	2.0	50	350
2N5089	NPN	25	400	1200	1	5	.5	10	1	75	2.0	50	350
2N5219	NPN	15	35	500	2	10	.4	10	1	200	2.0	100	350
2N5219 2N5220	NPN	15	30	600	50	10	.5						
								150	15	125	5.0	500	350
2N5221	PNP	15	30	600	50	10	.5	150	15	125	7.0	500	350
2N5223	NPN	20	50	800	2	10	.7	10	1	200	2.0	100	350
2N5225	NPN	25	30	600	50	10	.8	100	10	75	6.0	200	350
2N5226	PNP	25	30	600	50	10	.8	100	10	100	7.0	500	350
2N5227	PNP	30	50	700	2	10	.4	10	1	125	4.0	50	350
D38H1-6	NPN	60/80	60	500	10	1	.125	100	10	100	7.0	500	500
D38L1-6	NPN		2.000	70,000	2	5	1.75	500	.5	90	5.0	500	500
			400										
D38S1-10	NPN	30/60		3,000	.10	5	.1	10	.5	200	2.0	100	400
D38W5-11	NPN	80	150	1,200	.1	5	1	10	1	250	2.0	100	400
D38Y1-3		200/300	30	-	20	10	1.0	40	4	100	5.0	100	500
D39C1-6	PNP	25/40	2,000	70,000		2	1.5	500	.5	90	5.0	500	500
D39J1-6	PNP	60/80	60	500	10	1	.26	100	10	80	10.0	500	500
GES92	NPN	40	100	300	50	2	.25	50	5	150		400	625
						2					5.0		
GES93	PNP	40	100	300	50	2	.25	50	5	150	9.0	400	625
GES97	NPN	40	250	700	.1	5	.1	10	1	250	3.5	100	360
GES98	NPN	60	100	300	1	5	.5	100	5	100	2.5	100	360
GES929	NPN	50	60	120	.01	5	.125	10	1	100	2.0	100	360
GES930	NPN	50	100	300	.01	5	.125	10	1	100	2.0	100	360
GES2221	NPN	30	40	120	150	10	.3	150	15	275	3.5	400	360
GES2221A	NPN	40	40	120	150	10	3	150	15	275	3.5	400	360
GES2222	NPN	30	100	300	150	10	.3	150	15	275	3.5	400	360
GES2222A		40	100	300	150	10	.3	150	15	325	3.5	400	360
GES2483	NPN	60	75	-	.1	5	.125	10	1	100	2.0	100	360
GES2906	PNP	40	40	120	150	10	.4	150	15	225	3.0	350	360
GES2907	PNP	40	100	300	150	10	.4	150	15	225	3.0	350	360
GES3565	NPN	25	150	600	1	10	.15	10	1	100	2.5	100	360
GES3566	NPN	30	150	600	10	10	1.0	100	10	100	6.0	750	500
GES3567	NPN	40	40	120	150	1	.25	150	15	100	6.0	750	500
GES3568	NPN	60	40	120	150	1	.25	150	15	100	6.0	750	500
GES3569	NPN	40	100	300	150	1	.25	150	15	100	6.0	750	500
3ES5305	NPN	25	2K	20K	2	5	1.4	200	.2	50	3.5	300	400
GES5306	NPN	25	7K	70K	2	5	1.4	200	.2	50	3.5	300	
													400
GES5307	NPN	40	2K	20K	2	5	1.4	200	.2	50	3.5	300	400
GES5308	NPN	40	7K	70K	2	5	1.4	200	.2	50	3.5	300	400
GES5368	NPN	30	60	200	150	10	.3	150	15	200	3.5	500	360
GES5369	NPN	30	100	300	150	10	.3	150	15	200	3.5	500	360
GES5370	NPN	30	200	600	150	10	.3	150	15	200	3.5	500	360
3ES5371	NPN	30	60	600	150	10	.3	150	15	200	3.5	500	360



SILICON SIGNAL TRANSISTORS GENERAL PURPOSE AMPLIFIERS TO-92 PACKAGE

Device	Tunc	BV _{CEO}		hFE			V _C	E (sat)		f _T Typical	C _{cb} @ 10V	I _C Continuous	P _T @ 25°
Device	Type	(V)	Min.	Max.	@ I _C (mA)	V _{CE} (V)	Max.	@ I _C (mA)	I _B (mA)		Typical (P _F)	(mA)	(mW
GES5372	PNP	30	40	200	150	10	.3	150	15	200	4.0	500	360
GES5373	PNP	30	100	300	150	10	.3	150	15	200	4.0	500	360
GES5374	PNP	30	200	400	150	10	.3	150	15	200	4.0	500	360
GES5375	PNP	30	40	400	150	10	.3	150	15	200	4.0	500	360
GES5447	PNP	25	60	300	50	5	.25	50	5	150	5.0	200	360
GES5448	PNP	30	30	150	50	5	.25	50	5	150	5.0	200	360
GES5449	NPN	30		300	50	2		100				800	360
			100				.6		5	100	6.0		
GES5450	NPN	30	50	150	50	2	.8	100	5	100	6.0	800	360
GES5451	NPN	20	30	600	50	2	1.0	100	5	100	6.0	800	360
GES5810	NPN	25	60	200	2	2	.75	500	50	125	6.0	750	500
GES5811	PNP	25	60	200	2	2	.75	500	50	125	8.0	750	500
GES5812	NPN	25	150	500	2	2	.75	500	50	150	6.0	750	500
GES5813	PNP	25	150	500	2	2	.75	500	50	150	8.0	750	500
GES5814	NPN	40	60	160	2	2	.75	500	50	125	6.0	750	500
GES5815	PNP	40	60	160	2	2	.75	500	50	125	8.0	750	500
GES5816	NPN	40	100	200	2	2	.75	500	-50	150	6.0	750	500
GES5817	PNP	40	100	200	2	2	.75	500	50	150	8.0	750	500
GES5818	NPN	40	150	300	2	2	.75	500	50	150	6.0	750	500
GES5819	PNP	40	150	300	2	2	.75	500	50	150	8.0	750	500
SES5820	NPN	60	60	160	2	2	.75	500	50	125	6.0	750	500
GES5821	PNP	60	60	160	2	2	.75	500	50	125	8.0	750	500
			BUCKETS			1200							
GES5822	NPN	60	100	200	2	2	.75	500	50	150	6.0	750	500
GES5823	PNP	60	100	200	2	2	.75	500	50	150	8.0	750	500
GES5824	NPN	40	60	120	2	5	.125	10	1	100	2.0	100	360
3ES5825	NPN	40	100	200	2	5	.125	10	1	100	2.0	100	360
GES5826	NPN	40	150	300	2	5	.125	10	1	100	2.0	100	360
3ES5827	NPN	40	250	500	2	5	.125	10	1	100	2.0	100	360
GES5828	NPN	40	400	800	2	5	.125	10	1	10	2.0	100	360
GES6000	NPN	25	100	300	10	1	.2	100	10	150	6.0	500	400
3ES6001	PNP	25	100	300	10	1	.4	100	10	250	8.0	500	400
3ES6002	NPN	25	200	500	10	1	.2	100	10	170	6.0	500	400
			200 100					100000000					
3ES6003	PNP	25	200	500	10	1	.4	100	10	250	8.0	500	400
3ES6004	NPN	40	100	300	10	1	.2	100	10	150	6.0	500	400
3ES6005	PNP	40	100	300	10	1	.4	100	10	250	8.0	500	400
3ES6006	NPN	40	200	500	10	1	.2	100	10	170	6.0	500	400
GES6007	PNP	40	200	500	10	1	.4	100	10	250	8.0	500	400
SES6010	NPN	40	100	300	10	1	.5	500	50	125	6.0	800	500
GES6011	PNP	40	100	300	10	1	.75	500	50	100	8.0	800	500
3ES6012	NPN	40	200	500	10	1	.5	500	50	150	6.0	800	500
3ES6013	PNP	40	200	500	10	1	.75	500	50	125	8.0	800	500
3ES6014	NPN	60	100	300	10	1	.5	500	50	125	6.0	800	500
	PNP	60	100	300	10	1		500	50	100	8.0	800	
GES6015							.75						500
3ES6016	NPN	60	200	500	10	1	.5	500	50	150	6.0	800	500
GES6017	PNP	60	200	500	10	1	.75	500	50	125	8.0	800	500
GES6218	NPN	300	20	-	20	10	1.0	10	1	65	4.0	50	500
3ES6219	NPN	350	20		20	10	1.0	10	1	65	4.0	50	500
3ES6220	NPN	200	20	_	20	10	2.0	20	2	65	4.0	50	500
3ES6221	NPN	150	20	18 = 1	20	10	2.3	20	2	65	4.0	50	500
GES6222	NPN	60	75	200	2	5	.125	10	1	100	2.0	100	360
3ES6224	NPN	60	150	300	2	5	.125	10	1	100	2.0	100	360
3ES6426	NPN	40	20K	200K	10	5	1.2	50	.5	80	4.0	500	625
GES6427	NPN	40	10K	100K	10	5	1.2	50	.5	80	4.0	500	625
MPSA05	NPN	60	50	-	100	1	.25	100	10	100	7.0	500	625
MPSA06	NPN	80	50	-	100	1	.25	100	10	100	7.0	500	625
MPSA12	NPN	20	20,000	-	10	5	1.0	10	.01	50	4.0	500	625
MPSA13	NPN	30	10,000	-	100	5	1.5	100	.1	50	4.0	500	625
	NPN	30	20,000		100	5	1.5	100	1	50	4.0	500	625
MPSA14													

SILICON SIGNAL TRANSISTORS GENERAL PURPOSE AMPLIFIERS TO-92 PACKAGE



Device	Type	BV _{CEO} @ 10mA		hFE		9/11/14	Vo	E(sat)		f _T Typical	C _{cb} @ 10V 1 MHz	I _C Continuous	P _T @ 25°
771	1,100	(V)	Min.	Max.	⊚ I _C (mA)	V _{CE} (V)	Max.	@ I _C (mA)	IB(mA)		Typical (P _F		(mW
MPSA55	PNP	60	50		100	1	.25	100	10	100	11.0	500	625
MPSA56	PNP	80	50		100	1	.25	100	10	100	11.0	500	625
MPSA65	PNP	30	50,000	100 L	10	5	1.5	10	.1	100	6.0	300	625
			75,000		10	5	1.5	10		100	6.0	300	625
MPSA66	PNP	30 =		V 0.750					.1	100			
MPSA70	PNP	40	40	400	5	10	.25	10	1	150	3.5	100	350
MPSD05 MPSD55	NPN PNP	25 25	80	_	100	5 5	.5 .5	100	10	125 125	8.0 12	500 500	350 350
MPS2221	NPN	30	40	120	150	10	.3	150	15	275	3.5	600	625
MPS2221A	NPN	40	40	120	150	10	.3	150	15	275	3.5	600	625
MPS2222	NPN	30	100	300	150	10	.3	150	15	275	3.5	600	625
MPS2222A		40	100	300	150	10	.3	150	15	275	3.5	600	625
MPS2712	NPN	18	75	225	2	5	1.6	50	3	120	7.0	100	360
MPS2906	PNP	40	40	120	150	10	4	150	15	225	3.0	600	625
MPS2907	PNP	40	100	300	150	10	.4	150	15	225	3.0	600	625
MPS2923	NPN	25	90	180	2	10	1.6	50	3	120	7.0	100	360
MPS2924	NPN	25	150	300	2	10	1.6	50	3	120	7.0	100	360
MPS2925	NPN	25	235	470	2	10	1.6	50	3	120	7.0	100	360
MPS2926	NPN	18	35	470	2	10	1.6	50	3	120	7.0	100	360
											7.0	100	
MPS3390	NPN	25	400	800	2	4.5	1.6	50	3	120			360
MPS3391	NPN	25	250	500	2	4.5	1.6	50	3	120	7.0	100	360
MPS3391A	NPN	25	250	500	2	4.5	1.6	50	3	120	7.0	100	360
MPS3392	NPN	25	150	300	2	4.5	1.6	50	3	120	7.0	100	360
MPS3393	NPN	25	90-	180	2	4.5	1.6	50	3	120	7.0	100	360
MPS3395	NPN	25	150	500	2	4.5	1.6	50	3	120	7.0	100	360
	NPN	25	90	500	2	4.5	1.6	50	3	120	7.0	100	360
MPS3396 MPS3397	NPN	25	55	500	2	4.5	1.6	50	3	120	7.0	100	360
	200000	25			50	1	.25	50	2.5	125	5.0	500	350
MPS3638	PNP		30									500	350
MPS3638A	PNP	25	100		50	1	.25	50	2.5	175	5.0		
MPS3702	PNP	25	60	300	50	5	.25	50	5	150	5.0	200	360
MPS3703	PNP	30	30	150	50	5	.25	50	5	150	5.0	200	360
MPS3704	NPN	30	100	300	50	2	.6	100	5	100	6.0	800	360
MPS3705	NPN	30	50	150	50	2	.8	100	5	100	6.0	800	360
MPS3706	NPN	20	30	600	50	2	1.0	100	5	100	6.0	800	360
MPS3707	NPN	30	100	400	1	5	1	10	.5	100	2.5	30	350
MPS3709	NPN	30	45	165	1	5	1	10	.5	100	2.5	30	350
MPS3710	NPN	30	90	330	1	5	1	10	.5	100	2.5	30	350
			180			5		10	.5	100	2.5	30	350
MPS3711	NPN	30		660									
MPS3721	NPN	18	60	660	2	10	1.6	50	3	100	7.0	100	360
MPS3900	NPN	18	250	500	2	5	1.6	50	3	100	7.0	100	360
MPS3900A		18	250	500	2	5	1.6	50	3	100	7.0	100	360
MPS3901	NPN	25	350	700	2	5	1.6	50	3	100	7.0	100	360
MPS5172	NPN	25	100	500	10	10	.25	10	1	100	5.0	100	360
MPS6076	PNP	25	100	500	10	10	.25	10	1	100	5.0	100	360
MPS6512	NPN	30	50	100	2	10	.5	50	5	275	2.0	100	350
MPS6513	NPN	30	90	180	2	10	.5	50	5	275	2.0	100	350
MPS6514	NPN	25	150	300	2	10	.5	50	5	425	2.0	100	350
MPS6516	PNP	40	50	100	2	10	.5	50	5	225	2.5	100	350
MPS6517	PNP	40	90	180	2	10	.5	50	5	225	2.5	100	350
MPS6518	PNP	40	150	300	2	10	.5	50	5	350	2.5	100	350
APS6530	NPN	40	25	-	500	10	.5	100	10	250	3.5	600	350
MPS6531	NPN	40	50	-	500	10	.3	100	10	250	3.5	600	350
MPS6532	NPN	30	30	-	100	1	.5	100	10	250	3.5	600	350
MPS6533	PNP	40	25		500	10	.5	100	10	350	5.0	600	35
APS6534	PNP	40	50	_	500	-10	.3	100	10	350	5.0	600	350
MPS6535	PNP	30	30	1672	100	1	.5	100	10	350	5.0	600	350
MPS6565	NPN	45	40	160	10	10		10	1			200	
MPS6565 MPS6566							.4			225	2.0		350
	NPN:	45	100	100	400	10	.4	10	1	225	2.0	200	350



SILICON SIGNAL TRANSISTORS COMPLEMENTARY PAIRS TO-98 PACKAGE

DE	VICE	BVCEO	h	FE	V	CE(SAT)	22
NPN	PNP	(V)	MinMax.	@ I _C , V _{CE} (V)	(V) Max.	@ I _C , I _B	COMPLEMENT
E diet	2N5354	25	40-120	50mA, 1	0.25	50mA, 2.5mA	2N5418
No. of Contract of	2N5355	25	100-300	50mA, 1	0.25	50mA, 2.5mA	2N5419
2N5418		25	40-120	50mA, 1	0.25	50mA, 2.5mA	2N5354
2N5419	1	25	100-300	50mA, 1	0.25	50mA, 2.5mA	2N5355
	2N6076	25	100-500	10mA, 10	0.25	10mA, 1.0mA	2N5172
11-11/2	D29E1	25	60-200	2mA, 2	0.75	500mA, 50mA	D33D21
TS HET.	D29E2	25	150-500	2mA, 2	0.75	500mA, 50mA	D33D22
No.	D29E4	40	60-120	2mA, 2	0.75	500mA, 50mA	D33D24
THE ST	D29E5	40	100-200	2mA, 2	0.75	500mA, 50mA	D33D25
11000	D29E6	40	150-300	2mA, 2	0.75	500mA, 50mA	D33D26
TERMINE.	D29E9	60	60-120	2mA, 2	0.75	500mA, 50mA	D33D29
	D29E10	60	100-200	2mA, 2	0.75	500mA, 50mA	D33D30
D33D21		25	60-200	2mA, 2	0.75	500mA, 50mA	D29E1
D33D22		25	150-500	2mA, 2	0.75	500mA, 50mA	D29E2
D33D24		40	60-120	2mA, 2	0.75	500mA, 50mA	D29E4
D33D25		40	100-200	2mA, 2	0.75	500mA, 50mA	D29E5
D33D26		40	150-300	2mA, 2	0.75	500mA, 50mA	D29E6
D33D29		60	60-120	2mA, 2	0.75	500mA, 50mA	D29E9
D33D30	1	60	100-200	2mA, 2	0.75	500mA, 50mA	D29E10



ENCAPSULATED TO-98



ENCAPSULATED TO-92

SILICON SIGNAL TRANSISTORS COMPLEMENTARY PAIRS TO-92 PACKAGE



DEVICE		BVCEO		FE	V	CE(SAT)	COMPLEMEN
NPN	PNP	(V)	MINMAX.	@ Ic, VcE (V)	(V) MAX.		COMPLEMEN
2N3903		40	50-150	10mA, 1	0.3	50mA, 5mA	2N3905
2N3904		40	100-300	10mA, 1	0.3	50mA, 5mA	2N3906
- 1	2N3905	40	50-150	10mA, 1	0.4	50mA, 5mA	2N3903
	2N3906	40	100-300	10mA, 1	0.4	50mA, 5mA	2N3904
2N4400		40	50-150	150mA, 1	0.4	150mA, 15mA	2N4402
2N4401	TOTAL CONTRACTOR	40	100-300	150mA, 1	0.4	150mA, 15mA	2N4403
	2N4402	40	50-150	150mA, 2	0.4	150mA, 15mA	2N4400
	2N4403	40	100-300	150mA, 2	0.4	150mA, 15mA	2N4401
2N4123		30	50-150	2mA, 1	0.3	50mA, 5mA	2N4125
2N4124		25	120-360	2mA, 1	0.3	50mA, 5mA	2N4126
	2N4125	30	50-150	2mA, 1	0.4	50mA, 5mA	2N4123
	2N4126	25	120-360	2mA, 1	0.4	50mA, 5mA	2N4124
GES5368		30	60-200	150mA, 10	0.3	150mA, 15mA	GES5372
GES5369		30	100-300	150mA, 10	0.3	150mA, 15mA	GES5373
GES5370		30	200-600	150mA, 10	0.3	150mA, 15mA	GES5374
GES5371	uno la comi	30	60-600	150mA, 10	0.3	150mA, 15mA	GES5375
	GES5372	30	40-200	150mA, 10	0.3	150mA, 15mA	GE\$5368
	GES5373	30	100-300	150mA, 10	0.3	150mA, 15mA	GES5369
- Marine Marine	GES5374	30	200-400	150mA, 10	0.3	150mA, 15mA	GES5370
	GES5375	30	40-400	150mA, 10	0.3	150mA, 15mA	GES5371
	GES5447	25	60-300	50mA, 5	0.25	50mA, 5mA	GES5449
	GES5448	30	30-150	50mA, 5	0.25	50mA, 5mA	GE\$5450
GES5449		30	100-300	50mA, 2	0.6	100mA, 5mA	GES5447
GES5450		30	50-150	50mA, 2	0.8	100mA, 5mA	GES5448
GES5451		20	30-600	50mA, 2	1.0	100mA, 5mA	GES5447
GES5810		25	60-200	2mA, 2	0.75	500mA, 50mA	GES5811
	GES5811	25	60-200	2mA, 2	0.75	500mA, 50mA	GES5810
GES5812		25	150-500	2mA, 2	0.75	500mA, 50mA	GES5813
	GES5813	25	150-500	2mA, 2	0.75	500mA, 50mA	GES5812
GES5814		40	60-160	2mA, 2	0.75	500mA, 50mA	GES5815
	GES5815	40	60-160	2mA, 2	0.75	500mA, 50mA	GES5814
GES5816		40	100-200	2mA, 2	0.75	500mA, 50mA	GES5817
	GES5817	40	100-200	2mA, 2	0.75	500mA, 50mA	GES5816
GES5818		40	150-300	2mA, 2	0.75	500mA, 50mA	GES5819
	GES5819	40	150-300	2mA, 2	0.75	500mA, 50mA	GES5818
GES5820		60	60-160	2mA, 2	0.75	500mA, 50mA	GES5821
	GES5821	60	60-160	2mA, 2	0.75	500mA, 50mA	GES5820
GES5822	050000	60	100-200	2mA, 2	0.75	500mA, 50mA	GES5823
0.550000	GES5823	60 25	100-200	2mA, 2	0.75	500mA, 50mA	GES5822
GES6000	0500004		100-300	10mA, 1	0.2	100mA, 30mA	GES6001
GES6002	GES6001	25	100-300	10mA, 1	0.4	100mA, 10mA	GES6000
GES6002	GES6003	25 25	200-500	10mA, 1 10mA, 1	0.2	100mA, 10mA 100mA, 10mA	GES6003 GES6002
GES6004	GES0003	40	100-300	10mA, 1	0.4	100mA, 10mA	GES6002 GES6005
GE30004	GES6005	40			0.4		
GES6006	3530003	40	100-300 200-500	10mA, 1 10mA, 1	0.4	100mA, 10mA 100mA, 10mA	GES6004 GES6007
0236006	GES6007	40	200-500	10mA, 1	0.2	100mA, 10mA	GES6007
GES6010	3530007	40	100-300	10mA, 1	0.4	500mA, 50mA	GES6006 GES6011
0230010	GES6011	40	100-300	10mA, 1	0.5	500mA, 50mA	GES6010
GES6012	3530011	40	200-500	10mA, 1	0.75	500mA, 50mA	GES6013
0230012	GES6013	40	200-500	10mA, 1	0.75	500mA, 50mA	GES6012
GES6014	3230013	60	100-300	10mA, 1	0.75	500mA, 50mA	GES6015
0230014	GES6015	60	100-300	10mA, 1	0.75	500mA, 50mA	GES6014
GES6016	GE30015	60	200-500	10mA, 1	0.75	500mA, 50mA	GES6017
0520010	GES6017	60	200-500	10mA, 1	0.5	500mA, 50mA	GES6017
0500004	3530017				0.75		GES2906
GES2221		30	40-120		0.3	150mA, 15mA 150mA, 15mA	GES2906 GES2907
GES2222	CECTOOC	40	100-300	150, 10 150, 10	0.3	150mA, 15mA	GES2907 GES2221
	GES2906	40	40-120 100-300	150, 10	0.4	150mA, 15mA	GES2221

(Continued)



SILICON SIGNAL TRANSISTORS COMPLEMENTARY PAIRS TO-92 PACKAGE

DE	VICE	BVCEO		hFE	Vo	E(SAT)	COMPLEMENT
NPN	PNP	(V)	MINMAX.	@ Ic, VCE (V)	(V) MAX.	@ Ic, IB	COMPLEMEN
MPS A05		60	50-	100mA, 1	0.25	100mA, 10mA	MPS A55
MPS A06		80	50-	100mA, 1	0.25	100mA, 10mA	MPS A56
	MPS A55	60	50-	100mA, 1	0.25	100mA, 10mA	MPS A05
	MPS A56	80	50-	100mA, 1	0.25	100mA, 10mA	MPS A06
	MPS3702	25	60-300	50mA, 5	0.25	50mA, 5mA	MPS3704
	MPS3703	30	30-150	50mA, 5	0.25	50mA, 5mA	MPS3705
MPS3704		30	100-300	50mA, 2	0.6	100mA, 5mA	MPS3702
MPS3705		30	50-150	50mA, 2	0.8	100mA, 5mA	MPS3703
MPS3706		20	30-600	50mA, 2	1.0	100mA, 5mA	MPS3702
MPS6512		30	50-100	2mA, 10	0.5	50mA, 5mA	MPS6516
MPS6513		30	90-180	2mA, 10	0.5	50mA, 5mA	MPS6517
MPS6514		25	150-300	2mA, 10	0.5	50mA, 5mA	MPS6518
-	MPS6516	40	50-100	2mA, 10	0.5	50mA 5mA	MPS6512
	MPS6517	40	90-180	2mA, 10	0.5	50mA, 5mA	MPS6513
	MPS6518	40	150-300	2mA, 10	0.5	50mA, 5mA	MPS6514
MPS6530		40	40-120	100mA, 1	0.5	100mA, 10mA	MPS6533
MPS6531		40	90-270	100mA, 1	0.3	100mA, 10mA	MPS6534
MPS6532		30	30-	100mA, 1	0.5	100mA, 10mA	MPS6535
	MPS6533	40	40-120	100mA, 1	0.5	100mA, 10mA	MPS6530
	MPS6534	40	90-270	100mA, 1	0.3	100mA, 10mA	MPS6531
	MPS6535	30	30-	100mA, 1	0.5	100mA, 10mA	MPS6532
MPS5172		25	100-500	10mA, 10	0.25	10mA, 1mA	MPS6076
	MPS6076	25	100-500	10mA, 10	0.25	10mA, 1mA	MPS5172
D38H1-3		60	60-500	10mA, 1	0.125	100mA, 10mA	D39J1-3
	D39J1-3	60	60-500	10mA, 1	0.260	100mA, 10mA	D38H1-3
D38H4-6		80	60-500	10mA, 1	0.125	100mA, 10mA	D39J4-6
	D39J4-6	80	60-500	10mA, 1	0.260	100mA, 10mA	D38H4-6
D38L1-3		40	2K-70K	2mA, 5	1.5	500mA, .5mA	D39C1-3
	D39C1-3	40	2K-70K	2mA, 5	1.75	500mA, .5mA	D38L1-3
D38L4-6		25	2K-70K	2mA, 5	1.5	500mA, .5mA	D39C4-6
	D39C4-6	25	2K-70K	2mA, 5	1.75	500mA, .5mA	D38L4-6

SILICON SIGNAL LOW NOISE AMPLIFIERS TO-98 PACKAGE



Device	Туре	BV _{CEO}		@ I _C , V _{CE} (V)	NF (db)	Conditions
2N3391A	NPN	25	250-500	2mA, 5	5.0	V _{CE} = 5V, I _C = 10μA, R _s = 5K, BW = 15.7KHz, f = 10Hz to 15.7KHz
2N3844	NPN	30	35-70	2mA, 5	10.2	V _{CE} = 10V, I _C = 1mA, R _s = 20, BW = 100KHz, f = 2MHz
2N3844A	NPN	30	35-70	2mA, 5	8.5	V _{CF} = 10V, I _C 1mA, R _s = 20, BW = 100KHz, f = 2MHz
2N3845	NPN	30	60-120	2mA, 5	10.2	V _{CE} = 10V, I _C = 1mA, R _s = 20, BW = 100KHz, f = 2MHz
2N3845A	NPN	30	60-120	2mA, 5	8.5	V _{CE} = 10V, I _C = 1mA, R _s = 20, BW = 100KHz, f = 2MHz
2N3900A	NPN	18	250-500	2mA, 5	5.0	V _{CE} = 5V, I _C = 100μA, R _s = 5K, BW = 15.7KHz, f = 10Hz to 15.7KHz
2N3901	NPN	18	350-700	2mA, 5	5.0	VCE = 5V, IC = 10µA, Rs = 5K, BW = 15.7KHz, f = 10Hz to 15.7KHz
2N5232A	NPN	50	250-500	2mA, 5	5.0	V _{CE} = 5V, I _C = 10μA, R _s = 5K, BW = 15.7KHz, f = 10Hz to 15.7KHz
2N5249A	NPN	50	400-800	2mA, 5	3.0	V _{CE} = 5V, I _C = 100μA, R _s = 5K, BW = 15.7KHz, f = 10Hz to 15.7KHz
2N5306A	NPN	25	7K-70K	2mA, 5	5.0	$V_{CE} = 5V$, $I_{C} = 600\mu A$, $R_s = 160K$, $BW = 15.7KHz$, $f = 10Hz$ to $10KHz$
2N5308A	NPN	40	7K-70K	2mA, 5	5;0	V _{CE} = 5V, I _C = 600μA, R _s = 160K, BW = 15.7KHz, f = 10Hz to 10KHz
2N5309	NPN	50	60-120	10µA, 5	4.0	V _{CE} = 5V, I _C = 20μA, R _s = 5K, BW = 15.7KHz, f = 1KHz
2N5310	NPN	50	100-300	10µA, 5	3.0	V _{CE} = 5V, I _C = 20μA, R _s = 5K, BW = 15.7KHz, f = 1KHz
2N5311	NPN	50	250-500	10µA, 5	3.0	V _{CE} = 5V, I _C = 20μA, R _s = -5K, BW = 15.7KHz, f = 1KHz

SILICON SIGNAL LOW NOISE AMPLIFIERS TO-92 PACKAGE



Device	Туре	BV _{CEO}	MinMax.	h _{FE} @ I _C , V _{CE} (V)	NF (db)	Conditions
GES5827A	NPN	40	250-500	2mA, 5	5	V _{CF} = 5V, I _C = 100μA, Rg = 5K, BW = 15.7KHz
GES5828A	NPN	40	400-800	2mA, 5	5	V _{CE} = 5V, I _C = 100μA, Rq = 5K, BW = 15.7KHz
GES6000	NPN	25	100-300	10mA, 1	3	VCF = 5V, IF = 100µA, Rs = 5K, BW = 15.7KHz
GES6001	PNP	25	100-300	10mA, 1	3	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES6004	NPN	40	100-300	10mA, 1	3	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES6005	PNP	40	100-300	10mA, 1	3	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES6010	NPN	40	100-300	10mA, 1	5	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES6011	PNP	40	100-300	10mA, 1	3 5 3	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES6014	NPN	60	100-300	10mA, 1	5	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES6015	PNP	60	100-300	10mA, 1	3	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES929	NPN	50	60-120	10 µA, 5	4	V _{CE} = 5V, I _C = 10μA, Rs = 10K, BW = 15.7KHz, f = 10Hz to 10KHz
GES930	NPN	50	100-300	10 µA, 5	3	V _{CE} = 5V, I _C = 10μA, Rs = 10K, BW = 15.7KHz, f = 10Hz to 10KHz
GES5306A	NPN	25	7K-70K	2mA, 5	3 5 5	V _{CE} = 5V, I _C = 600μA, Rg = 160K, BW = 15.7KHz, f = 10Hz to 10KHz
GES5308A	NPN	10	7K-70K	2mA, 5	5	V _{CE} = 5V, I _C = 600μA, Rg = 160K, BW = 15.7KHz, f = 10Hz to 10KHz
D38S1-4	NPN	30	400-3K	100 µA, 5	Typ 1.3	V _{CE} = 5V, I _C = 100μA, Rg = 100K, F = 1KHz
D38S7	NPN	45	400-2K	100 µA, 5	Typ 1.3	V _{CE} = 5V, I _C = 100μA, Rg = 100K, F = 1KHz
D38S8-10	NPN	60	250-1.2K	100 µA, 5	Typ 1.3	$V_{CE} = 5V$, $I_{C} = 100\mu A$, $R_{g} = 100K$, $F = 1KHz$
D38W8-10	NPN	80	150-1.2K	100 µA, 5	2	V _{CE} = 5V, I _C = 100μA, Rg = 10K, BW = 15.7KHz, f = 10Hz to 10KHz
D38W13-14	NPN	100	150-800	100 μΑ, 5	2	V _{CE} = 5V, I _C = 100μA, Rg = 10K, BW = 15.7KHz, f = 10Hz to 10KHz
GES6012	NPN	40	200-500	10mA, 1	3 2	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES6013	PNP	40	200-500	10mA, 1	2	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES6016	NPN	60	200-500	10mA, 1	3	V _{CE} = 5V, I _E = 100μA, Rs = 5K, BW = 15.7KHz
GES6017	PNP	60	200-500	10mA, 1	2	V _{CF} = 5V, I _F = 100μA, Rs = 5K, BW = 15.7KHz



SILICON SIGNAL TRANSISTORS SWITCHES TO-92 PACKAGE

Device	Type	BV _{CEO}	TON	T _{OFF}	I _C (mA)	I _B (mA)	I _{B2} (T _{OFF}) (mA)	V _{CE} (V)	V _{EB(O,FF} (T _{ON}) (V
2N3903	NPN	40	70	225	10	1	1	3	0.5
2N3904	NPN	40	70	250	. 10	1	1	3	0.5
2N3905	PNP	40	70	260	10	1	1	3	0.5
2N3906	PNP	40	70	300	10	1	1	3	0.5
2N4400	NPN	40	35	255	150	15	15	30	2.0
2N4401	NPN	40	35	255	150	15	15	30	2.0
2N4402	PNP	40	35	255	150	15	15	30	2.0
2N4403	PNP	40	35	255	150	15	15	30	2.0
GES5368	NPN	30	40	350	150	15	15	30	
GES5369	NPN	30	40	350	150	15	15	30	
GES5370	NPN	30	40	400	150	15	15	30	
GES5371	NPN	30	40	400	150	15	15	30	- 1
GES5372	PNP	30	50	150	150	15	15	30	
GES5373	PNP	30	50	150	150	15	15	30	
GES5374	PNP	30	50	175	150	15	15	30	
GES5375	PNP	30	50	175	150	15	15	30	
GES6000	NPN	25	20	205	150	15	15	30	
GES6002	NPN	25	20	250	150	15	15	30	
GES6004	NPN	40	20	180	150	15	15	30	
GES6006	NPN	40	20	240	150	15	15	30	-
GES6001	PNP	25	20	155	150	15	15	30	
GES6003	PNP	25	20	200	150	15	15	30	_
GES6005	PNP	40	20	155	150	15	15	30	
GES6007	PNP	40	20	200	150	15	15	30	-
GES6010	NPN	40	40	400	150	15	15	30	
GES6012	NPN	40	40	500	150	15	15	30	
GES6014	NPN	60	40	400	150	15	15	30	
3ES6016	NPN	60	40	500	150	15	15	30	
GES6011	PNP	40	40	425	150	15	15	30	
GES6013	PNP	40	40	525	150	15	15	30	
GES6015	PNP	60	40	425	150	15	15	30	
GES6017	PNP	60	40	525	150	15	15	30	_
GES2221A	NPN	40	35	285	150	15	15	30	
GES2222A	NPN	40	35	285	150	15	15	30	
GES2906	PNP	40	50	110	150	15	15	30	
GES2907	PNP	40	50	110	150	15	15	30	
MPS3638	PNP	25	75	170	300	30	30	10	3,1
MPS3638A	PNP	25	75	170	300	30	30	10	3.1

SILICON SIGNAL DARLINGTON TRANSISTORS

TO-92 PACKAGE

Device	Type	BVCEO		hFE	\	CE(SAT)
Device	Туре	(V)	MinMax.	@ IC, VCE (V)	(V) Max.	@ I _C , I _B
GES5305	NPN	25	2K-20K	2mA, 5	1.4	200mA, 200µ
GES5306	NPN	25	7K-70K	2mA, 5	1.4	200mA, 200µ
GES5306A	NPN	25	7K-70K	2mA, 5	1.4	200mA, 200µ
GES5307	NPN	40	2K-20K	2mA, 5	1.4	200mA, 200µ
GES5308	NPN	40	7K-70K	2mA, 5	1.4	200mA, 200µ
GES5308A	NPN	40	7K-70K	2mA, 5	1.4	200mA, 200µ
D38L1-3	NPN	40	2K-70K	2mA, 5	1.5	500mA, 500µ
D39C1-3	PNP	40	2K-70K	2mA, 5	1.75	500mA, 500µ
D39C4-6	PNP	25	2K-70K	2mA, 5	1.75	500mA, 500µ



TO-98 PACKAGE

Device	Type	BVCEO		hre	V	CE(SAT)
Device	Туро	(V)	MinMax.	@ Ic , VCE (V)	(V) Max. @	Ic, IB
2N5305	NPN	25	2K-20K	2mA, 5	1.4	200mA, 200µA
2N5306	NPN	25	7K-70K	2mA, 5	1.4	200mA, 200µA
2N5306A	NPN	25	7K-70K	2mA, 5	1.4	200mA, 200µ/
2N5307	NPN	40	2K-20K	2mA, 5	1.4	200mA, 200µ
2N5308	NPN	40	7K-70K	2mA, 5	1.4	200mA, 200µ
2N5308A	NPN	40	7K-70K	2mA, 5	1.4	200mA, 200µ
D16P1	NPN	12	2K-70K	2mA, 5	1.4	200mA, 200µ



SILICON SIGNAL HIGH VOLTAGE TYPES

TO-92 PACKAGE

	BVCEO		hFE	ICB	0		(SAT)
NPN	(V)	MinMax.	@ I _C , V _{CE} (V)	Max. @	V _{CE} (V)	(V) Max. @	I _C , I _B
GES6218	300	20	20mA, 10	500nA	250	1.0	10mA, 1mA
GES6219	250	20	20mA, 10	1µA	200	1.0	10mA, 1mA
GES6220	200	20	20mA, 10	1µA	150	2.0	20mA, 2mA
GES6221	150	20	20mA, 10	10µA	100	2.3	20mA, 2mA
D38V1	200	50	20mA, 10	50µA	100	1.0	40mA, 4mA
D38V2	250	40	20mA, 10	50µA	100	1.0	40mA, 4mA
D38V3	300	30	20mA, 10	50µA	100	1.0	40mA, 4mA



TO-98 PACKAGE

Device NPN	BV _{CEO}		FE @ I _C , V _{CE} (V)	Max. @ V		(V) Max. @	V _{CE} (SAT)
2N3877	70	20	2mA, 5	100nA*	40	.125	10mA, 1mA
2N3877A	85	20	2mA, 5	100nA*	40	.125	10mA, 1mA
2N5174	75	40-600	10mA, 5	500nA	60	.950	10mA, 1mA
2N5175	100	55-160	10mA, 5	500nA	60	.950	10mA, 1mA
2N5176	100	140-300	10mA. 5	500nA	60	.950	10mA, 1mA



PRO-ELECTRON SILICON SIGNAL TRANSISTORS TO-92 PACKAGE

A STATE OF THE PARTY OF THE PAR		BVCEO			hFE	V	E(SAT)
Device	Туре	(V)	I _C (mA)	Min Max.	@ IC, VCE (V)	(V) Max.	@ I _C , I _B
BC170	NPN	20	100	36 -600	1mA, 1	0.4	30mA, 3.0m/
BC171	NPN	45	100	230 -typ.	2mA, 5	0.6	100mA, 5.0m/
BC237	NPN	45	100	125*-	2mA, 5	0.25	10mA, 0.5m
BC237A	NPN	45	100	110 -220	2mA, 5	0.25	10mA, 0.5m
BC237B	NPN	45	100	200 -450	2mA, 5	0.25	10mA, 0.5m
BC307	PNP	45	100	75*-	2mA, 5	0.3	10mA, 0.5m
BC307A	PNP	45	100 .	125*-	2mA, 5	0.6	100mA, 5.0m.
BC308	PNP	25	100	75*-	2mA, 5	0.3	10mA, 0.5m.
BC308A	PNP	25	100	125*-	2mA, 5	0.3	10mA, 0.3m
BC309	PNP	20	100	70 -460	2mA, 5	0.3	10mA, 0.5m
8C309A	PNP	20	100	125*-	2mA, 5	0.3	10mA, 0.5m
BC327A (16)	PNP	45	500	100 - 250	100mA, 1	0.7	500mA, 50 m
BC327 (25)	PNP	45	800	160 -400	100mA, 1	0.7	500mA, 50 m
BC337 (16)	NPN	45	500	100 - 250	100mA, 1	0.7	500mA, 50 m
BC337 (25)	NPN .	45	800	160 -400	100mA, 1	0.7	500mA, 50 m
BC182A	NPN	50	200	125*-	2mA, 5	0.6	100mA, 5.0m
BC212	PNP	50	200	60 -300	2mA, 5	0.6	100mA, 5.0m
BC212A	PNP	50	200	100*-	2mA, 5	0.6	100mA, 5.0m
BC238	NPN	20	100	125*	2mA, 5	0.25	10mA, 0.5m
BC238A	NPN	20	100	110 -220	2mA, 5	0.25	10mA, 0.5m
BC238B	NPN	20	100	200 -450	2mA, 5	0.25	10mA, 0.5m
BC328C	NPN	20	100	420 -800	2mA, 5	0.25	10mA, 0,5m
BC239	NPN	20	100	240*-	2mA, 5	0.25	10mA, 0.5m
BC239B	NPN	20	100	200 -450	2mA, 5	0.25	10mA, 0.5m
BC239C	NPN	20	100	420 -800	2mA, 5	0.25	10mA, 0.5m
BC547	NPN	45	100	125*-	2mA, 5	0.6	100mA, 5.0m
BC547B	NPN	45	100	200 -450	2mA, 5	0.6	100mA, 5.0m
BC547C	NPN	45	100	420 -800	2mA, 5	0.77	10mA, 5.0m
BC548	NPN	20	100	125*-	2mA, 5	0.6	100mA, 5.0m
BC548B	NPN	20	100	200 -450	2mA. 5	0.6	100mA, 5.0m
BC548C	NPN	20	100	420 -800	2mA, 5	0.6	100mA, 5.0m
BC549	NPN	20	100	240 *-	2mA, 5	0.6	100mA, 5.0m
BC549B	NPN	20	100	200 -450	2mA, 5	0.6	100mA, 5.0m
BC549C	NPN	20	100	420 -800	2mA, 5	0.6	100mA, 5.0m

*hfe - Dynamic Forward Current Transfer Ratio

PRO-ELECTRON POWER TRANSISTORS

Device	T	PT		1 _C	h	FE.	,	CE	AT)	fT	_
Device	Туре	(N)	V _{CEO}	(A)	Min Max.@	IC, VCE (V)	Max.	0	Ic, IB	Typical MHz	Package
BD135G	NPN	12.5	45	2	40 -250	0.15A, 2	-		-	-	198A
BD136G	PNP	12.5	45	2	40 -250	0.15A, 2	-		-	1000	198A
BD137G	NPN	12.5	60	2	40 -160	0.15A, 2	-		-	-	198A
BD138G	PNP	12.5	60	2	40 -160	0.15A, 2	-		-	-	198A
BD139G	NPN	12.5	80	2	40 -160	0.15A, 2	0.5		0.5A, 50mA	223	198A
BD140G	PNP	12.5	80	2	40 -160	0.15A, 2	0.5		0.5A, 50mA	-	198A
BD232G	NPN	15.0	300	1	25 -150	0.05A, 5	1.0		0.3A. 30mA	55	198A
BD233G	NPN	30.0	45	4	40 -250	0.15A, 2	0.5		1.0A, 100mA	50	229
BD234G	PNP	30.0	45	4	40 -250	0.15A, 2	0.5		1.0A, 100mA	40	229
BD235G	NPN	30.0	60	4	40 -250	0.15A, 2	0.5		1.0A, 100mA	50	229
BD236G	PNP	30.0	60	4	40 -250	0.15A, 2	0.5		1.0A. 100mA	40	229
BD237G	NPN	30.0	80	4	40 -250	0.15A, 2	0.5		1.0A. 100mA	50	229
BD238G	PNP	30.0	80	4	40 -250	0.15A, 2	0.5		1.0A. 100mA	40	229
BD279	NPN	10.0	40	2	10K-	0.2 A, 5	1.5		1.0A, 2.0mA	75	198A
BD280	PNP	10.0	40	2	10K-	0.2 A, 5	1.5		1.0A, 2.0mA	100	198A
BD401	NPN	50.0	45	10	35K-	2.0 A, 2	1.0		8.0A, 800mA	50	229
BD402	PNP	50.0	45	10	35K-	2.0 A, 2	1.0		8.0A. 800mA	40	229
BD403	NPN	50.0	60	10	35K-	2.0 A, 2	1.0		8.0A. 800mA	50	229
BD404	PNP	50.0	60	10	35K-	2.0 A. 2	1.0		8.0A. 800mA	40	229
BD566	PNP	50.0	60	3	1K-	5.0 A. 5	1.5		5.0A, 10mA	10200	229
BD566A	PNP	50.0	80	3	1K-	5.0 A. 5	1.5		5.0A, 10mA	3200	229
BD567	NPN	50.0	60	3	1K-	5.0 A, 5	1.5		5.0A, 10mA	BERNS.	229
BD567A	NPN	50.0	80	3	1K-	5.0 A, 5	1.5		5.0A. 10mA	1000	229
BD833	NPN	12.5	45	3	40 -250	0.15A, 2	0.5		1.0A, 100mA	50	198A
BD834	PNP	12.5	45	3	40 -250	0.15A, 2	0.5		1.0A, 100mA	40	198A
BD835	NPN	12.5	60	3	40 -250	0.15A. 2	0.5		1.0A, 100mA	50	198A
BD836	PNP	12.5	60	3	40 -250	0.15A, 2	0.5		1.0A, 100mA	40	198A
BD837	NPN	12.5	80	3	40 -250	0.15A, 2	0.5		1.0A, 100mA	50	198A
BD838	PNP	12.5	80	3	40 -250	0.15A, 2	0.5		1.0A, 100mA	40	198A

SILICON POWER DARLINGTON TRANSISTORS

NPN - HIGH GAIN

GE Type	T _C = 25°C Max. (W)	V _{CEO} Min.	I _C	@ 5V,	200 mA	f, Typical	COMMENTS	Package	Package
	(W)	(V)	(A)	Min.	Max.	(MHz)		Type	No.
D40C1	6.25	30	.5	10,000	60,000	75	Very High Gain: 60k typical.	BROWN Power Tab	198
D40C2	6.25	30	.5	40,000	-	75	High input impedance: 50k ohm typ. 1.2 watts Pr @ 25°C	BROWN Power Tab	198
D40C3	6,25	30	.5	90,000	-	75	ambient.	BROWN Power Tab	198
D40C4	6,25	30	.5	10,000	60,000	75		BROWN Power Tab	198
D40C5	6.25	30	.5	40,000	-	75		BROWN Power Tab	198
D40C7	6.25	30	.5	10,000	60,000	75	Applications: audio output, touch switch, oscillator, buffer	BROWN Power Tab	198
D40C8	6.25	30	.5	40,000	-	75	high power transistor driver, relay replacement.	BROWN Power Tab	198

COMPLEMENTARY - 2 AMPERES

	Туре	Pt TC = 25°C	V _{CEO} Min.	I _C	e 5V,	E 200 mA	f _t Typical	COMMENTS	Package	Package
NPN	PNP	Min. (W)	(V)	(A)	Min.	Max.	(MHz)		Туре	No.
D40K1	-	10	30	2	10,000	-	75	TYPICAL APPLICATIONS	BROWN Power Tab	198
-	D41K1	10	-30	-2	10,000	-	75	Driver Regulator	BLACK Power Tab	198
D40K2	-	10	50	2	10,000	2-0	75	Touch Switch IC Interface	BLACK Power Tab	198
-	D41K2	10	-50	-2	10,000	-	75	Lamp Driver Audio Output	BLACK Power Tab	198
-	D41K3	10	-30	-2	10,000	-	75	Relay Substitute	BLACK Power Tab	198
-	D41K4	10	-50	-2	10,000		75	Servo-Amplifier Inverter/Converter	BLACK Power Tab	198

COMPLEMENTARY - 4 AMPERES

	Туре	T _C = 25°C	V _{CEO} Min.	I _C Cont.	e 2V	, 1A	COMMENTS		Package	Package
NPN	PNP	(W)	(V)	(A)	Min.	Max.			Туре	No.
D42D1	-	12.5	40	4.0	5,000	-	TYPICAL APPLICATIONS		RED Power Tab	198A
	D43D1	12.5	-40	-4.0	5,000	-	Driver Regulator		GREEN Power Tab	198A
D42D2	-	12.5	40	4.0	5,000	-	Touch Switch IC Interface		RED Power Tab	198A
-	D43D2	12.5	-40	-4.0	5,000	-	Lamp Driver Audio Output	234	GREEN Power Tab	198A
D42D3		12.5	60	4.0	5,000	-	Relay Substitute		RED Power Tab	198A
-	D43D3	12.5	-60	-4.0	5,000	-	Servo-Amplifier Inverter/Converter		GREEN Power Tab	198A
D42D4	-	12.5	60	4.0	5,000	-			RED Power Tab	198A
-	D43D4	12.5	-60	-4.0	5,000	-			GREEN Power Tab	198A
D42D5		12.5	80	4.0	5,000	-			RED Power Tab	198A
-	D43D5	12.5	-80	-4.0	5,000	-			GREEN Power Tab	198A
D42D6	1 3	12.5	80	4.0	5,000	-			RED Power Tab	198A
_	D43D6	12.5	-80	-4.0	5,000	-			GREEN Power Tab	198A



COMPLEMENTARY - 6 AMPERES

	Туре	P _t	V _{CEO} Min.	I _C		E 1A	COMMENTS	Package	Package
NPN	PNP	Max. (W)	(V)	(A)	Min.	Max.	Commercia	Type	No.
D44D1	-	30.0	40	6.0	5,000	-	TYPICAL APPLICATIONS	RED Power Tab	229
-	D45D1	30.0	-40	-6.0	5,000	-	Oriver Regulator	GREEN Power Tab	229
D44D2	-	30.0	40	6,0	5,000	-	Touch Switch IC Interface	RED Power Tab	229
-	D45D2	30.0	-40	-6.0	5,000	-	Lamp Driver Audio Output	GREEN Power Tab	229
D44D3	-00	30,0	60	6.0	5,000	-	Relay Substitute	RED Power Tab	229
-	D45D3	30.C	-60	-6.0	5,000	-	Servo-Amplifier Inverter/Converter	GREEN Power Tab	229
D44D4	000	30.0	60	6.0	5,000	-		RED Power Tab	229
-	D45D4	30.0	-60	-6.0	5,000	-		GREEN Power Tab	229
D44D5	140	30.0	80	6.0	5,000	-		RED Power Tab	229
~	D45D5	30.0	-80	-6.0	5,000	-		GREEN Power Tab	229
D44D6	-	30.0	80	6.0	5,000	-		RED Power Tab	229
-	D45D6	100000	-80	-6.0	5,000	-		GREEN Power Tab	229



SILICON POWER DARLINGTON TRANSISTORS

COMPLEMENTARY - 10 AMPERES

GE 1		T _C = 25°C	V _{CEO} Min.	I _C	9 5V	, 5A	COMMENTS	Package	Package
NPN	PNP	Max. (W)	(V)	(A)	Min.	Max.		Type	No.
D44E1	-	50	40	10	1,000	-	TYPICAL APPLICATIONS	RED Power Pac	229
	D45E1	50	-40	-10	1,000	-	Relay and Solenoid Driver Regulator	GREEN Power Pac	229
D44E2	-	50	60	10	1,000	-	Inverter Power Supply Switch Audio Output	RED Power Pac	229
-	D45E2	50	-60	-10	1,000	-	Relay Substitute	GREEN Power Pac	229
D44E3	N/a	50	80	10	1,000	-	Oscillator Servo-Amplifier	RED Power Pac	229
-	D45E3	50	-80	-10	1,000	-		GREEN Power Pac	229



SILICON POWER TRANSISTORS

NPN HIGH VOLTAGE

GE Type	P. T _C = 25°C Max.	V _{CEO} Min.	I _C		20 mA	@ 10V,	FE 500 mA	f _t Typical	COMMENTS	Package Type	Package Outline
	(W)	(V)	(A)	Min.	Max.	Min.	Max.	(MHz)			No.
D40V1	9.0	250	0.1	30	90	-	-	80		BROWN Power Tab	198
D40V2	9.0	250	0.1	60	180	-	-	80		BROWN Power Tab	198
D40V3	9.0	300	0.1	30	90	-	-	80		BROWN Power Tab	198
D40V4	9.0	300	0.1	60	180	11-	-	80		BROWN Power Tab	198
D40V5	9,0	350	0.1	30	90	0-3	-	80		BROWN Power Tab	198
D40V6	9.0	350	0.1	60	180	-	-	80		BROWN Power Tab	198
D40P1	6.2	120	0.5	40 '	-	202	-	-	TYPICAL APPLICATIONS	BROWN Power Tab	198
D40P3	6.2	180	0.5	401	-	20°	-	13-13	120V AC Line Operated Amplifiers	BROWN Power Tab	198
D40P5	6.2	225	0.5	401	-	20°	-	-	Regulators TV Video and Chroma	BROWN Power Tab	198
D42T1	15.0	250	2.0	-	-	30	90	45	Output	RED Power Tab	198A
D42T2	15.0	250	2.0	-	-	75	175	45	Inverters/Converters	RED Power Tab	198A
D42T3	15.0	300	2.0	-	-	30	90	45		RED Power Tab	198A
D42T4	15.0	300	2.0	_	_	75	175	45	FEATURES • Fast Switching	RED Power Tab	198A
D42T5	15.0	250	2.0	_	-	30	-	45	High Voltage	RED Power Tab	198A
D42T6	15.0	300	2.0	-	_	30	-	45		RED Power Tab	198A
D42T7	15.0	250	2.0	_	-	150	300	45		RED Power Tab	198A
D42T8	15.0	300	2.0	_	-	150	300	45		RED Power Tab	198A
D44Q1	31.2	125	4.0	30 1		204	-	50		RED Power Pac	229
D44Q3	31.2	175	4.0	30°	-	204	-	50		RED Power Pac	229
D44Q5	31.2	225	4.0	303	-	204	-	50		RED Power Pac	229
D44T1	31.2	250	2.0	_	-	30	90	45		RED Power Pac	229
D44T2	31.2	250	2.0	-		75	175	45		RED Power Pac	229
D44T3	31,2	300	2.0			30	90	45		RED	229
D44T4	31.2	300	2.0			75	175	45		RED RED	229
D44T5	31.2	250	2.0	1		30	-	45		Power Pac RED	229
D44T6	31.2	300	2.0	25		30		45		Power Pac RED	229
D4416	31.2	250	10000			150	300	45		Power Pac RED	229
	500 T T T T T T T T T T T T T T T T T T		2.0	-	-	100000000000000000000000000000000000000		45		Power Pac RED	229
D44T8	31.2	300	2.0	-		150	300	45		Power Pac	229

Measured at 80mA

Measured at 2mA

Measured at 200mA

⁴ Measured at 2A



SILICON POWER TRANSISTORS COMPLEMENTARY - 1 AMPERE

GE NPN	Type PNP	Pt T _C = 25°C Max.	V _{CEO} Min.	Cont.	@ 2V,	FE 100mA	h _{FE} @ 2V, 1A	COMMENTS	Package Type	Package Outline
INCIN	r.twr	(W)	(V)	(A)	Min.	Max.	Min.		1,700	No.
040D1	-	6.25	30	1.0	50	150	10		BROWN Power Tab	198
-	D41D1	6.25	-30	-1.0	50	150	10		BLACK Power Tab	198
04002	The s	6.25	30	1.0	120	360	20		BROWN Power Tab	198
	D41D2	6.25	-30	-1.0	120	360	20		BLACK Power Tab	198
D40D3	-	6.25	30	1.0	290	-	10		BROWN Power Tab	198
040D4	-	6.25	45	1.0	50	150	10	TYPICAL APPLICATIONS Amplifier Output and Driver	BROWN Power Tab	198
	D41D4	6.25	-45	-1.0	50	150	10	Stages Regulators series, shunt and	BLACK Power Tab	198
D40D5	-	6.25	45	1.0	120	360	10	switching • Inverters/Converters	BROWN Power Tab	198
-	D41D5	6.25	-45	-1.0	120	360	10		BLACK Power Tab	198
D40D7	-	6.25	60	1.0	50	150	10	FEATURES • High Free Air Dissipation (1.25	BROWN Power Tab	198
	D41D7	6.25	-60	-1.0	50	150	10	Watts @ 25°C) • Low Collector Saturation	BLACK Power Tab	198
D40D8	-	6.25	60	1.0	120	360	10	Voltage (0.5V Typ. @ 1.0A) • Excellent Linearity	BROWN Power Tab	198
-	D41D8	6.25	-60	-1.0	120	360	10	Fast Switching TO-5 Compatible	BLACK Power Tab	198
D40D10	-	6.25	75	1.0	50	150	10	Typical f ₁ , 150 MHz	BROWN Power Tab	198
-	D41D10	6.25	-75	-1.0	50	150	10		BLACK Power Tab	198
040D11	-	6.25	75	1.0	120	360	10		BROWN Power Tab	198
-	D41D11	6.25	-75	-1.0	120	360	10		BLACK Power Tab	198
040D13	-	6.25	75	1.0	50	150	-		BROWN Power Tab	198
-	D41D13	6.25	-75	-1.0	50	150			BLACK Power Tab	198
040D14		6.25	75	1.0	120	360	-		BROWN Power Tab	198
-	D41D14	6.25	-75	-1.0	120	360			BLACK Power Tab	198

SILICON POWER TRANSISTORS COMPLEMENTARY - 2 AMPERES



GE NPN	Type PNP	Pt T _C = 25°C Max.	V _{CEO} Min.	I _C	h _F @ 2V,	E 100Ma	e 2V,	E 1A	Package Type	Outline No.
141.14		(W)	(V)	(A)	Min.	Max.	Min.	Max.	1 400	
D40E1	-	8	30	2	50	-	10	-	BROWN Power Tab	198
-	D41E1	8	-30	2	50	-	10	-	BLACK Power Tab	198
D40E5	-	8	60	2	50	-	10	-	BROWN Power Tab	198
-	D41E5	8	-60	2	50	-	10	-	BLACK Power Tab	198
D40E7	-	8	80	2	50	-	10	-	BROWN Power Tab	198
-	D41E7	8	-80	2	50	-	10	-	BLACK Power Tab	198



SILICON POWER TRANSISTORS COMPLEMENTARY - 3 AMPERES

GE NPN	Type PNP	Pt T _C = 25°C Max.	V _{CEO} Min.	I _C Cont.	@ 1V,	FE 200mA	e 1V, 1A	COMMENTS	Package Type	Package
		(W)	(V)	(A)	Min.	Max.	Min.		DED	No.
D42C1	0 = 0	12.5	30	3.0	25	-	10		RED Power Tab	198A
-	D43C1	12.5	-30	-3.0	25	-	10		GREEN Power Tab	1984
D42C2	-	12.5	30	3.0	100	220	20		RED Power Tab	1987
-	D43C2	12.5	-30	-3.0	40	120	20		GREEN Power Tab	198
D42C3	-	12.5	30	3.0	40	120	201		RED Power Tab	198A
	D43C3	12.5	-30	-3.0	40	120	20 ¹		GREEN Power Tab	198A
D42C4	I HAVE	12.5	45	3.0	25	-	10	TYPICAL APPLICATIONS	RED Power Tab	198A
-	D43C4	12.5	-45	-3.0	25	-	10	Amplifier Output and Driver Stages	GREEN Power Tab	198A
D42C5		12.5	45	3.0	100	220	20	Regulators series, shunt and switching	RED Power Tab	108A
-	D43C5	12.5	-45	-3.0	40	120	20	Inverters/Converters	GREEN Power Tab	198 <i>A</i>
D42C6		12.5	45	3.0	40	120	201	FEATURES	RED Power Tab	198A
	D43C6	12.5	-45	-3.0	40	120	20 ¹	High Free Air Dissipation (2.1 Watts @ 25°C)	GREEN Power Tab	198A
D42C7		12.5	60	3.0	25		10	Very Low collector Saturation Voltage (0.2 V Typ. @ 1.0A)	RED Power Tab	198A
-	D43C7	12.5	-60	-3.0	25	-	10	Excellent Linearity	GREEN Power Tab	198A
D42C8		12.5	60	3.0	100	220	20	Fast Switching TO-5 Compatible	RED Power Tab	198A
-	D43C8	12.5	-60	-3.0	40	120	20	Typical It, 50 MHz	GREEN Power Tab	198A
D42C9	-	12.5	60	3.0	40	120	20 ¹		RED Power Tab	198A
	D43C9	12.5	-60	-3.0	40	120	20 ¹		GREEN Power Tab	198A
D42C10		12.5	80	3.0	25	- 1	10		RED Power Tab	198A
-	D43C10	12.5	-80	-3.0	25	-	10		GREEN Power Tab	198A
D42C11	-	12.5	80	3.0	100	220	20		RED Power Tab	198A
-	D43C11	12.5	-80	-3.0	40	120	20		GREEN Power Tab	198A
D42C12	-	12.5	80	3.0	40	120	201		RED Power Tab	198A
-	D43C12	12.5	-80	-3.0	40	120	201		GREEN Power Tab	198A

 $^{^{\}rm I}$ h $_{\rm FE}$ measured at I $_{\rm C}$ = 2A.






SILICON POWER TRANSISTORS COMPLEMENTARY – 4 AMPERES

GE NPN	Type PNP	Pt T _C = 25°C Max. (W)	V _{CEO} Min. (V)	Cont.		FE 200mA	@ 1V, 1A	COMMENTS	Package Type	Package Outline No.
D44C1	+	30.0	30	4.0	25	-	10		RED Power Pac	229
-	D45C1	30.0	-30	-4.0	25		10		GREEN Power Pac	229
D44C2	-	30.0	30	4.0	100	220	20		RED Power Pac	229
-	D45C2	30.0	-30	-4.0	40	120	20		GREEN Power Pac	229
D44C3	-	30.0	30	4.0	40	120	201		RED Power Pac	229
-	D45C3	30.0	-30	-4.0	40	120	201		GREEN Power Pac	229
D44C4	-	30.0	45	4.0	25	-	10		RED Power Pac	229
-	D45C4	30.0	-45	-4.0	25	-	10	TYPICAL APPLICATIONS	GREEN Power Pac	229
D44C5	17	30.0	45	4.0	100	220	20	Amplifier Outputs Regulators: series, shunt, and	RED Power Pac	229
_	D45C5	30.0	-45	-4.0	40	120	20	switching	GREEN Power Pac	229
D44C6	-	30.0	45	4.0	40	120	201	Inverters/Converters	RED Power Pac	229
-	D45C6	30.0	-45	-4.0	40	120	201	FEATURES Low Collector Saturation	GREEN Power Pac	229
D44C7	-	30.0	60	4.0	25	-	10	Voltage (0.5V Typ. @ 3.0A Ic) • Excellent Linearity	RED Power Pac	229
-	D45C7	30.0	-60	-4.0	25	-	10	Fast Switching	GREEN Power Pac	229
D44C8	-	30.0	60	4.0	100	220	20	Round Leads TO-66 Compatible	RED Power Pac	229
-	D45C8	30.0	-60	-4.0	40	120	20	Typical fr, 50 MHz	GREEN Power Pac	229
D44C9	-	30	60	4.0	40	120	201		RED Power Pac	229
-	D45C9	30	-60	-4.0	40	120	201		GREEN Power Pac	229
D44C10	-	30	80	4.0	25	-	10		RED Power Pac	229
-	D45C10	30	-80	-4.0	25	-	10		GREEN Power Pac	229
D44C11	-	30	80	4.0	100	220	20		RED Power Pac	229
-	D45C11	30	-80	-4.0	40	120	20		GREEN Power Pac	229
D44C12	-	30	80	4.0	40	120	201		RED Power Pac	229
-	D45C12	30	-80	-4.0	40	120	201		GREEN Power Pac	229

¹ h_{FE} measured at I_C = 2A



SILICON POWER TRANSISTORS

COMPLEMENTARY - 8 AMPERES

TO TO THE REAL PROPERTY.

	Туре	T _C = 25°C	V _{CEO} Min.	I _C Cont.	@1V, 2A	e hFE	COMMENTS	Package Type
NPN	PNP	(W)	(V)	(A)	Min.	Min.		Туре
D44M1	- 1	50	30	8	35	20		TO-220
-	D45M1	50	-30	-8	35	20		TO-220
D44M2	- 1	50	30	8	60	40		TO-220
-	D45M2	50	-30	-8	60	40		TO-220
D44M4		50	45	8	35	20		TO-220
- 1	D45M4	50	-45	-8	35	20	TYPICAL APPLICATIONS	TO-220
D44M5	-	50	45	8	60	40	Amplifier Outputs Regulators, series, shunt and	TO-220
-	D45M5	50	-45	-8	60	40	switching • Inverters/Converters	TO-220
D44M7	-1863	50	60	8	35	20		TO-220
-	D45M7	50	-60	-8	35	20	FEATURES • Low Collector Saturation	TO-220
D44M8	- 100	50	60	8	60	40	Voltage (0.24V Typ. @ 3.0A I _c) ■ Excellent Linearity	TO-220
-	D45M8	50	-60	-8	60	40	Fast Switching	TO-220
~	D45M9	50	-60	-8	60	40	Round Leads TO-66 Compatible	TO-220
D44M10	-80	50	80	8	35	20	Typical 1 ₁ , 50 MHz	TO-220
-	D45M10	50	-80	-8	35	20		TO-220
D44M11	-38	50	80	8	60	40		TO-220
-	D45M11	50	-80	-8	60	40		TO-220
_	D45M12	50	-80	-8	60	40		TO-220

COMPLEMENTARY - 10 AMPERES



GE T	Type PNP	T _C = 25°C Max.	V _{CEO} Min.	I _C Cont.	@1V,2	A @1V,4A	COMMENTS	Package Type	Package Outline
Twe re	· · · · ·	(W)	(V)	(A)	Min.	Min.			No.
D44H1	-	50	30	10	35	20		RED Power Pac	229
-	D45H1	50	-30	-10	35	`20		GREEN Power Pac	229
D44H2	-	50	30	10	60	40		RED Power Pac	229
-	D45H2	50	-30	-10	60	40		GREEN Power Pac	229
D44H4	-	50	45	10	35	20		RED Power Pac	229
-	D45H4	50	-45	-10	35	20		GREEN Power Pac	229
D44H5	-	50	45	10	60	40		RED Power Pac	229
-	D45H5	50	-45	-10	60	40	TYPICAL APPLICATIONS	GREEN Power Pac	229
D44H7	-	50	60	10	35	20	Amplifier Outputs Regulators: series, shunt and	RED Power Pac	229
-	D45H7	50	-60	-10	35	20	switching • Inverters/Converters	GREEN Power Pac	229
D44H8	-	50	60	10	60	40		RED Power Pac	229
-	D45H8	50	-60	-10	60	40	FEATURES Low Collector Saturation	GREEN Power Pac	229
200	D45H9	50	-60	-10	60	40	Voltage (0.24V Typ. @ 3.0A I _c) • Excellent Linearity	GREEN Power Pac	229
D44H10		50	80	10	35	20	Fast Switching	RED Power Pac	229
-	D45H10	50	-80	-10	35	20	Round Leads TO-66 Compatible	GREEN Power Pac	229
D44H11	-	50	80	10	60	40	Typical ft, 50 MHz	RED Power Pac	229
-	D45H11	50	-80	-10	60	40		GREEN Power Pac	229
-	D45H12	50	-80	-10	60	40		GREEN Power Pac	229

SILICON POWER TRANSISTORS COMPLEMENTARY - 15 AMPERE

GE	Туре	Pt T _C = 25°C Max.	V _{CEO} Min.	Cont.	01V, 2A	elV.4A	COMMENTS	Package Type
NPN	PNP	(W)	(V)	(A) -	Min.	Min.	- Property of Contract	Type
D44VH1	-	83	30	15	35	20	TYPICAL APPLICATIONS	TO-220
	D45VH1	83	-30	-15	35	20	Amplifier Outputs Regulators: series, shunt and	TO-220
D44VH4	450	83	45	15	35	20	switching • Inverters/Converters	TO-220
	D45VH4	83	-45	-15	35	20	FEATURES	TO-220
D44VH7	Refit	83	60	15	35	20	Low Collector Saturation Voltage (0.24V Typ. @ 3.0A I _c)	TO-220
	D45VH7	83	-60	-15	35	20	Excellent Linearity Fast Switching	TO-220
D44VH10	-01	83	80	15	35	20	Round Leads TO-66 Compatible	TO-220
	D45VH10	83	-80	-15	35	20	Typical ft. 50 MHz	TO-220




HIGH VOLTAGE SWITCHING TRANSISTORS

		1c		UES @ 2					
E TYPE	VCEO (SUS)	AMPS	MAX VCE (SAT)	MIN		C (RESIS	200000000000000000000000000000000000000	PKG	
			VOLTS	ST SWIT	CHING	TRANS	ISTORS		
D44TD3	300	2	1.0	8	.6	2.5	4		
044TD4	350	2	1.0	8	.6	2.5	4	TO-220AB	
044TD5	400	2	1.0	8	.6	2.5	4	10 22010	
D44TE3	300	4	1.0	В	.6	3.0	A		
D44TE4	350	4	1.0	8	.6	3.0	4	TO-220AB	
044TE5	400	4	1.0	8	.6	3.0	A		
064VE3	300	5	1.0	8	.6	2.5	4	000	
064VE4	350	5	1.0	8	.6	2.5	4	TO-3	
064VE5	400	5	1.0	8	.6	2.5	4	110	
064VP3	300	7.5	1.0	8	.6	2.5	A		
064VP4	350	7.5	1.0	8	.6	2.5	.4	TO-3	
064VP5	400	7.5	1.0	8	.6	2.5	.4		
064VS3	300	15	1.0	8	.6	2.5	.4		
064VS4	350	15	1.0	8	.6	2.5	4	TO-3	
064VS5	400	15	1.0	8	.6	2.5	.4		
2N6676	300	15	1.5	8	.7	2.5	.5	190	
2N6677	350	15	1.5	8	.7	2.5	.5	TO-3	
N6678	400	15	1.5	8	.7	2.5	.5		
			All Designations and	ST SWIT	Total Control of	DARLIN	GTONS		
GE6251	400	10	2.0	100(1)	.25	2.5	1.0	1	
GE6252	450	10	2.0	100(1)	.25	2.5	1.0	TO-3	
GE6253	500	10	2.0	100(1)	.25	2.5	1.0		
GE6060	350	20	2.0	30 (2)	4	2.5	1.0		
GE6061	400	20	2.0	30 (2)	A	2.5	1.0	TO-3	
GE6062	450	20	2.0	30 (2)	A	2.5	1.0	7.4	
GE5060	300	20	2.0	40 (2)	.8	8.0	3.5		
GE5061	350	20	2.0	40 (2)	.8	8.0	3.5	TO-3	
GE5062	400	20	2.0	40 (2)	.8	8.0	3.5		



GENERAL ELECTRIC THYRISTOR AND DIODE CONDENSED SPECIFICATIONS



Part Number	BV ⊚ 100µA	IR @	25°C Max.	v	F Max.	C _O	trr (T/SEC)	Package Outline	Package
	Min. (V)	(η A)	@ VR (V)	(V)	@ IF (mA)	(pf)	Marci	Outime	Numbe
1N914	100	25	30	1.00	10	4	4	D035	38
1N914A	100	25	20	1.00	20	4	4	D035	38
1N914B	100	25	20	1.00	100	4	4	D035	38
1N916	100	25	20	1.00	10	2	4	D035	38
1N916A	100	25	20	1.00	20	2	4	D035	38
1N916B	100	25	20	1.00	30	2	4	D035	38
1N4148*	100	25	20	1.00	10	4	4	D035	38
1N4149	100	25	20	1.00	10	2	4	D035	38
1N4151	751	50	50	1.00	50	2	2	D035	38
1N4152	40	50	30	.880	- 20	2	2	D035	38
1N4153*	75	50	50	.880	20	2	2	D035	38
1N4154	35	100	25	1.00	30	4	2	D035	38
1N4305	75	100	50	.850	10	2	2	D035	38
1N4444	70	50	50	1.00	100	2	7	D035	38
1N4446	100	25	20	1.00	20	4	4	D035	38
1N4447	100	25	20	1.00	20	2	4	D035	38
1N4448	100	25	20	1.00	100	4	4	D035	38
1N4449	100	25	20	1.00	30	2	4	D035	38
1N4454°	75 .	100	50	1.00	10	2	2	D035	38
1N4531*	100	25	20	1.00	10	4	4	D034	39
1N4532	75	100	50	1.00	10	2	2	D034	39
1N4533	40	50	30	.880	20	2	2	D034	39
1N4534	75	50	50	.880	20	2	2	D034	39
1N4536	35	100	25	1.00	30	4	2	D034	39
1N4727	30	100	20	.850	10	4	4	D035	38
1N4863	70	50	50	1.20	100	2	7	D035	38
DA1701	100	30	30	1.00	50	1	4	D035	38
DA1702	75	30	30	1.00	50	1	4	D035	38
DA1703	40	50	30	1.00	50	2	4	D035	38
DA1704	25	100	20	1.00	30	3	4	D035	38
MA1701	100	30	30	1.00	50	1	4	D034	39
MA1702	75	30	30	1.00	50	1	4	D034	39
MA1703	40	50	30	1.00	50	2	4	D034	39
MA1704	25	100	20	1.00	30	3	4	D034	39
DZ800	2	2000	2	.800	10		0000 ± 000	D035	38
DZ805	15	2000	12	.80	10	-	1000	D035	38
DZ806	25	2000	22	.800	10	-	1000000	D035	38

LOW LEAKAGE DIODES

DE104	40	.02	20	.890	10	4	200	D035	38
DE110	40	2.00	30	.880	10	4	200	D035	38
DE111	40	.20	20	.880	10	4	200	D035	38
DE112	40	.10	20	1.0	50	6	200	D035	38
DE113	40	.25	20	1.0	50	6	200	D035	38
DE114	40	1.00	30	.880	10	4	200	D035	38
DE115	40	2.00	50	.880	10	4	200	D035	38

* JAN and JANTX types available

1 Measured at 5



SIGNAL DIODES 100 - 200 MA TYPES



	® 100μA	@ 25°C Max.			V _F	Co @ OV (pf)	ter	Baskana	
Part Number	@ 100μA Min. (V)	(nA)	@ Ve(V)	(V)	@ I _F (mA)	(pf)	(nsec)	Package Type	Package Outline No.
1N4150 *	50	100	50	1.00	200	2.5	4	D035	38
1N4450	30	50	30	1.00	200	4	4	D035	38
1N4606	85	100	50	1.00	200	2.5	4	D035	38

200 - 400 MA TYPES

	BV @ 100μA Min.	@ 25°C Max.			V _F Max.	Co @ OV	t _{rr}	Package	Package
Part Number	(V)	(nA)	@ V _R (V)	(V)	@ Ir(mA)	(pf)	(nsec)	Туре	Outline No.
1N4451	40	50	30	1.00	300	6	10	D035	38
1N4607	85	100	50	1.00	400	4	10	D035	38
1N4608	85	100	50	.96	400	4	10	D035	38
DT230C	300	1000	300	1.20	250	5	300	D035	38
DT230H	250	1000	250	1.00	200	5	300	D035	38
DT230HI	250	1000	250	1.10	250	5	300	D035	38
DT230B	200	1000	200	1.10	250	5	300	D035	38
DT230G	150	1000	150	1.10	250	5	300	D035	38
DT230A	100	1000	100	1.10	250	5	300	D035	38
DT230F	50	1000	50	1.10	250	5	300	D035	38


* JAN and JANTX types available

MULTIPELLET SILICON SIGNAL DIODES (STABISTORS)

				(SIMDIS	TORO				
	BV @ 5µA	@	ls 25°C lax.		Vs Max.	Co @ OV Max.	to	Package	Pashasa
Part Number	(V)	(nA)	@ V _R (V)	(V)	@ Ir(mA)	(pf)	(nsec)	Туре	Package Outline N
1N4156	30	50	20	1.58	10	25	-	D035	42
1N4157	30	50	20	2.32	10	20	-	D035	41
1N4453	30	50	20	.800	10	30		0035	38
1N4828	30	100	20	.830	10	35	-	D035	38
1N4829	30 1	100	20	1.61	10	25		D035	42
1N4830	30 1	100	20	2.35	10	20	-	D035	41
1N5179	30	50	20	3.20	10	20	-	D035	40
MPD200	70	30	30	1.54	10	15	-	D035	42
MPD201	50	50	20	1.57	10	15	-	D035	42
MPD202	50	90	20	1.60	10	15		D035	42
MPD203	50	90	20	1.51	10	15	- 33	D035	42
STB567	50	500	20	1.61	10	15		D035	42
MPD300	100	30	30	2.33	10	10	32+30h	D035	41
MPD301	60	40	20	2.32	10	10		D035	41
MPD302	60	90	20	2.32	10	10		D035	41
STB568	60	500	20	2.31	10	10		D035	41
MPD400	120	30	30	3.07	10	7		0035	40
MPD401	75	50	20	3.01	10	7	-	D035	40
MPD402	75	90	20	3.01	10	7		D035	, 40
STB569	75	500	20	3.01	10	7		D035	40

¹ Measured @ 100µA

TUNNEL DIODES



N. S.					DIOD PURP				
+100°C Operation TD-1	Peak Point Current (mA)	Valley Point Current Max. (mA)	C Capacitance Max. (pF)	Vr. Peak Point Voltage Typ. (mV)	Vv Valley Voltage Typ. (mV)	VFP Forward Peak Voltage Typ. (mV)	Rs Series Resist. Max. (Ohms)	Negative Conductance (mhos × 10 ⁻³)	fro Resistive Cutoff Frequency Typical (GHz)
1N3712	1.0 ± 10%	0.18	10	65	350	500	4.0	8 Typ.	2.3
1N3713 ¹	1.0 ± 2.5%	0.14	5	65	350	510	4.0	8.5 ± 1	3.2
1N3714	2.2 ± 10%	0.48	25	65	350	500	3.0	18 Typ.	2.2
1N3715 :	2.2 ± 2.5%	0.31	10	65	350	510	3.0	19 ± 3	3.0
1N3716	4.7 ± 10%	1.04	50	65	350	500	2.0	40 Typ.	1.8
1N3717 1	4.7 ± 2.5%	0.60	25	65	350	510	2.0	41 ± 5	3.4
1N3718	10.0 ± 10%	2.20	90	65	350	500	1.5	80 Typ.	1.6
1N3719 1	10.0 ± 2.5%	1.40	50	65	350	510	1.5	85 ± 10	2.8
1N3720	22.0 ± 10%	4.80	150	65	350	500	1.0	180 Typ.	1.6
1N3721 1	22.0 ± 2.5%	3.10	100	65	350	510	1.0	190 ± 30	2.6
TD-9	0.5 ± 10%	0.10	5	60	_	_	6.0	4.0 Typ.	1.3

BACK AND TUNNEL DIODES

			BACK D GENERAL				
47	I ₂ - Peak Point	C Total	Reverse Mi	Voltage n.	Forward Current	V _{F2} Forward Voltage	t, Rise Time
Ls = 1.5 nH	Current Max.	Capacitance Max.	VRI	Var	97 VE1 = 90	6 1pg = 3 1pg	Time Typical
GE Type	(mA)	(pF)		ier 1 mA (mV)	± 10 mV (mA)	Typical (mV)	(psec.)
BD-1	1.0	20	440	440	10.0	120	1.0
BD-2	0.5	10	420	465	5.0	130	0.7
80-3	0.2	10	400	465	2.0	170	0.5
80-4	0.1	10	380	465	1.0	170	0.4
BD-5	0.05	10	350	465	0.5	160	0.4
80-6	0.02	10	330	465	0.2	160	0.4
80-7	0.01	10	300	465	0.1	160	0.4

A	48 Ls = 1.5 nH	ULTRA	TUNNE HIGH-			HING		
+ 100°C Operation TD-260 (1)	Peak Point (mA) Current	Valley Point Current Max. (mA)	C Capacitance Max. (pF)	Vi- Peak Point Voltage Typical (mV)	V. Valley Voltage Typical (mV)	VFP Forward Voltage (r) IP = IP Typ. (mV)	R× Series Resist. Typical	t, Rise Time Typical (psec.)
TD-261	2.2 ± 10%	0.31	3.0	70	390	500-700 -	5.0	430
TD-261A	2.2 ± 10%	0.31	1.0	80	390	500-700	7.0	160
TD-262	4.7 ± 10%	0.60	6.0	80	390	500-700	3.5	320
TD-262A	4.7 ± 10%	0.60	1.0	90	400	500-700	4.0	74
TD-263	10.0 ± 10%	1.40	9.0	75	400	500-700	1.7	350
TD-263A	10.0 ± 10%	1.40	5.0	80	410	520-700	2.0	190
TD-263B	10.0 ± 10%	1.40	2.0	90 .	420	550-700	2.5	68
TD-264	22.0 ± 10%	3.80	18.0	90	425	600 Typ.	1.8	185
TD-264A	22.0 ± 10%	3.80	4.0	100	425	550-700	2.0	64
TD-265	50.0 ± 10%	8.50	25.0	110	425	625 Typ.	1.4	100
TD-265A	50.0 ± 10%	8.50	5.0	130	425	640 Typ.	1.5	35
TD-266	100 ± 10%	17.50	35.0	150	450	650 Typ.	1.1	57
TD-266A	100 ± 10%	17.50	6.0	180	450	660 Typ.	1.2	22

€ ₄₉			MICROWAVE			
49	Ip Peak Point	C Total	Revers	e Voltage Min.	Forward Current	Vyz Forward Voltage
Ls = 0.1 nH	Current Max.	Capacitance Max,	V _{R1}	V _{R2}	@ Vr1 = 90	Typical
GE Type	(mA)	(pF)	(mV) (mV)	(mV)	± 10 mV (mA)	@ lp2 = 3 lp (mV)
80-402	0.5	3	420	465	5.0	138
BD-403	0.2	1	400	465	2.0	170
BD-404	0.1	1	380	465	1.0	170
BD-405	0.05	1	350	465	0.5	160
80-406	0.02	1	330	465	0.2	160
BD-407	0.01	1	330	465	0.1	160

UNIJUNCTIONS, TRIGGERS AND SWITCHES

Since the introduction of the commercial silicon unijunction transistor in 1956, General Electric has continued developing an extensive line of negative resistance threshold and four-layer switch devices. Each of these devices can be used as a power thyristor trigger, and each offers a special advantage for a particular trigger function. In addltion, each can be used for various non-trigger applications.

The features—both in design and characteristics—which you receive with these products are concisely defined for each series:

TYPES

CONVENTIONAL UNIJUNCTIONS 2N489-494-proved reliability, MIL spec version. 2N2646-47-industrial, proved hermetic sealed device GES2646-47 & 2N4870-71-low cost, reliable, plastic packaged

PROGRAMMABLE UNIJUNCTION TRANSISTOR (PUT)—variable threshold, low cost, fast switching speed,

COMPLEMENTARY UNIJUNCTION TRANSISTOR—ultimate in temperature stability for timing and oscillator

SILICON UNILATERAL SWITCH (SUS)-a stable fixed low voltage threshold, low cost, high performance

SILICON BILATERAL SWITCH (SBS)—low voltage triac trigger, two silicon unilateral switches connected

SILICON CONTROLLED SWITCH (SCS)-high triggering sensitivity, 4-lead capability for multiple loads or

ST-2, ST-4 — especially designed for phase control triac triggering.

APPLICATIONS

\	Device -		Unijuncti	ons			Triggers	
	Device -	Conve	ntional	Complementary	Programmable		Iriggers	Mark .
Use		2N489-94 2N1671 2N2160	2N2646 2N4871 2N2647 GES2646 2N4870 GES2647	D5K1 D5K2	2N6027 2N6028	SUS 2N4983-90	SBS 2N4991-93	ST-2 ST-4
	DC, Lo Cost	P	F	P	E	E	Ε	
- 1	DC, Hi Perf.	F	F	F	E	F	F	
à	DC, Volt Regulator	Р	P	F	F	E	Ε	
r SC	DC, Inverter	F	F	E	E	F	F	P
or fo	DC, Hi 21/2T	P	P	Р	E'	P	Р	P
Trigger for SCR	AC, ø, Hi Perf.	F	F	E	E'	F.	F	F
=	AC, ø, Hi f	F	F	F	E	P	P	P
1	AC, Lo RFI	Р	Р	F	F	E	E	
	AC, ø, Lo Cost	P	- F	P	E	E	E	E
	>1 hr.	£1	P	Ł1	E'	N	N	И
	>1 min, Lo Cost	P	F	P	E	N	N	N
	>1 min, Stable	F	P	E	P	N	N	H
ers.	<1 min, Lo Cost	Р	F	Р	E	F	F	F
Timers	<1 min, Stable	F	Р	E	Р	F	N	- 8
	<10V	P	Р	F	E	N	N	N
	10Y-25V	Ε	E	E	E	F	F	F
	>25V	P	P	P	E	F	F	H
	Stability	F	F	E	F	N	N	H
lators	Cost	P	F	P	E	N	N	
⊃ <u>~</u> .	Adjust, Range	Ε	E	F	Ł,	N	N	
t s	Military	E	P	F	F2	P	Р	
Markets	Hi-Rel	E	P	E	Ł1	F	F	
E	Economy	P	F	P	E	E	E	E

E= Excellent, F= Fair, P= Poor, N= Not Applicable 1 With additional circuitry 2 Hermetic version 2N6116-18

CONVENTIONAL UNIJUNCTIONS

General Electric produces a very broad line of standard UJT's. MIL versions are available on the 2N489-494 series.

Applications

Oscillators Timers Sawtooth Generators SCR Triggers Frequency Divider Stable Voltage Sensing





		Reso Interbase Resistance @ Vas = 3V	Intrinsic Standoff	lv Valley Current	Peak Point Emitter Current	En	lso nitter e Current	Vost Base One Peak Pulse Voltage		
	GE Type	IE = 0 (K!?)	Ratio @ Vss = 10V	Min. (mA)	Max. (µA)	Max. (μA)	TJ=25°C @ Vage	Min. (V)	Comments	Package
	2N489 2N489A * 2N489B	4.7- 6.8	.5162	8	12 12 6	2 2 0.2	60 60 30	3 3		
	2N490 2N490A * 2N490B 2N490C	6.2- 9.1	.5162	8 .	12 12 6 2	2 2 0.2 .02	60 60 30 30	3 3 3	"A" versions are guaranteed in recommended circuit to trigger GE SCR's over range	31
90	2N491 2N491A * 2N491B	4.7- 6.8	.5668	8	12 12 6	2 2 0.2	60 60 30	3 3	TA = -55°C to 125°C.	31
r Structure	2N492 2N492A * 2N4928 2N492C	6.2- 9.1	.5668	8	12 12 6 2	2 2 0.2 .02	60 60 30 30	3 3 3	"B" versions in addition to SCR triggering	31
TO-5 Bar	2N493 2N493A * 2N493B	4.7- 6.8	.6275	8	12 12 6	2 2 0.2	60 60 30	3 3	guarantees lower Ito and Ir for long timing periods with a smaller capacitor.	31
	2N494 2N494A * 2N494B 2N494C	6.2- 9.1	.6275	8	12 12 6 2	2 2 0.2 .02	60 60 30 30	3 3 3		31
	2N1671 2N1671A 2N1671B 2N1671C	4.7- 9.1	.4762	8	25 25 6 2	12 12 0.2 .02	30 30 30 30 30	3 3 3	Industrial types.	31
	2N2160	4.0-12.0	.4780	8	25	12	30	3	General purpose—low cost.	31
	2N2646	4.7- 9.1	.5675	4	5	12	30	3	General purpose.	30
	2N2647	4.7- 9.1	.6882	8	2	0.2	30	6	For long timing periods and triggering high current SCR's.	30
	2N2840	4.7- 9.1 2	.62 Typical	.2	10	1	30	-	For 1.5 volt applications.	30
ure	2N4870	4.0-9.1	.5675	2	5	1	30	3	General Purpose	To-92
TO-18 Cube Structure	2N4871	4.0-9.1	.7085	4	5	1	30	5	General Purpose	To-92
STO	D5J-43	4.7- 9.1	.6882	6	2	1	30	5	General purpose.	30
	D5J-44	4.7- 9.1	.6882	4	5	12	30	4	General purpose—low cost.	30
	GES2646	4.7-9.1	.5675	4	5	12	30	3	General Purpose	To-92
	GES2647	4.7-9.1	.6882	8	2	.2	30	6	Timing Circuits and SCR Trigger	To-92

^{*} JAN & JANTX types available 2 Vas=1.5V



PROGRAMMABLE UNIJUNCTIONS (PUT - D13T SERIES)

The 2N6028 is specifically characterized for long interval timers and other applications requiring low leakage and low peak point current. The 2N6027 has been characterized for general use where the low peak point current of the 2N6028 is not essential.

Applications:

Outstanding Features of the PUT:

- SCR Trigger
 Pulse & Timing Circuits
 Oscillators
 Sensing Circuits
 Sweep Circuits
- Low Cost
 Low Leakage Current
 Low Pask Point Current
 Low Forward Voltage
 Fast, High Energy Trigger Pulse
 Porgrammable I,
 Programmable II,
 Programmable III,
 Programmab

	Gate to Anode Reverse	DC Anode	Peak Anode Current 20 usec.	IGAO Leakage Current	Pk. Poin M:	t Current	lv Valley Current	Vo Output	t, Pulse Rate of	
JEDEC Types	Voltage Max. (V)	Current Max. (mA)	1% D.C. Max. (A)	@ 40V Max. (nA)	@ R _G = 10 k (μA)	@ R _G = 1 Meg. (μA)	Min. @ R _S = 10 k (μA)	Voltage Min. (V)	Rise Max. (nsec.)	Package
2N6027	40	150	2	10	5	2	70	6	80	175
2N6028	40	150	2	10	1	.15	25	6	80	175

COMPLEMENTARY UNIJUNCTIONS (D5K SERIES)



The D5K offers the ultimate in unijunction stability and uniformity. Low frequency oscillators and timers can be built using the D5K with better than 1.0% accuracy over extended temperature ranges. The D5K has characteristics like those of a standard unijunction except the currents and voltages applied to it are of opposite polarity than those of the standard devices.

GE Type	Rso Interbase Resistance @ Is ₂ = 0.1mA k Ω	intrinsic Standoff Ratio	Valley Current Min. (mA)	Peak Point Emitter Current Max. (µA)	Emitter Reverse Current Max. (nA)	Peak Pulse Voltage Min. (V)	Operating Temp. Range Top (°C)	Frequency Stability from 25°C —55 to +150°C	Package
D5K1	5.5-8.2	.5862	1	5	10	3.5	-55 to +150	1.0	29
D5K2	5-15	.5862	1	15	10	3.5	-55 to +100	2.0	29



SILICON UNILATERAL AND BILATERAL SWITCHES



The General Electric SUS is a silicon, planar monolithic integrated circuit having thyristor electrical characteristics closely approximating those of an "ideal" four-layer diode. The device is designed to switch at 8 volts with a typical temperature coefficient of 0.02% "C. 8 gate lead is provided to eliminate rate effect, obtain triggering at lower voltages, and to obtain transient-free weedorms.

The SBS is a bilateral version of the forward characteristics of the SUS. It provides excellently matched characteristics in both directions with the same low temperature coefficient.

		V _{ACR} Reverse	Is Continuous Forward	Peak Recurrent Forward Current @ 100°C, 10 µs,		Tc Temperature Coefficient of	Swit	/s ching tage	Is Switching Current	Is Forward Blocking Current	V: Forward Voltage	IH Holding	Vo Peak Pulse Voltage	
	GE Type	Voltage Max. (V)	Current Max. (mA)	duty cycle (A)	Pr Dissipation (mW)	Switching Voltage (%/°C)	Min. (V)	Max. (V)	Max. (µA)	@ 5V	@ 200mA (V)	Current (mA)	Min.	Package
	2N4987	30	175	1.0	300	-	6	10	500	1.0	1.5	1.5	3.5	
	2N4988	30	200	1.0	350	±.05	7.5	9	150	0.1	1.5	.5	3.5	16
_	2N4989	30	200	1.0	350	±.02	7.5	8.2	300	0.01	1.5	1.0	3.5	
tera	2N4990	30	175	1.0	300		. 7	9	200	0.1	1.5	.75	3.5	н
Unilateral	2N4983	30	175	1.0	300	-	6	10	500	1.0	1.5	1.5	3.5	G
_	2N4984	30	200	1.0	350	±.05	7.5	9	150	0.1	1.5	.5	3.5	G
	2N4985	30	200	1.0	350	±.02	7.5	8.2	300	0.01	1.5	1.0	3.5	
	2N4986	30	175	1.0	300	-	7	9	200	0.1	1.5	.75	3.5	262
18.	2N4991	-	175	1.0	300		6	10	500	1.0	1.7	1.5	3.5	16
Bilateral	2N4992	3 75 3	200	1.0	350	±.05	7.5	9	120	0.1	1.7	.5	3.5	10
8	2N4993	-	175	1.0	300	-	6	10	500	1.0	1.7	1.5	3.5	262

SILICON CONTROL SWITCHES (SCS)



High triggering sensitivity. 4 lead capability for multiple load or dv/dt suppression.

		Is Continuous DC Forward Current (mA)				Cutoff Charac- teristics	Con- ducting Charac- teristics	G	ax. ate tings		Gate tr Charac	iggering teristics		
GE Type	Vax Anode Voltage Blocking (V)		Peak Recurrent Forward Current @ 100µsec (A)	Cathode Gate Peak Current (mA)	P _T (mW)	Is Wax RGK = 10K!! 150°C (aA)	IH RGH == 10K() (mA)	V _{GK} I _{GK} = 20μ A (V)	VGA IGA = 1 µA (V)	R(=	VG1x = 40V, = 800!!, GA = x	R	VGTA VAX = 40V, = 800::, 5K = 10K (V)	Package
3N81	65	200	1.0	500	400	20	1.5	5	65	1.0	.4 to .65	1.5	4 to8	28
3N82	100	200	1.0	500	400	20	1.5	5	100	1.0	.4 to .65	1.5	4 to8	28
3N83	70	50	0.1	50	200	20 *	4.0 †	5	70	150 t	.4 *0 .80	-	-	28
3N84	40	175	0.5	100	320	20 *	2.0	5	40	10	.4 to .65	-	-	28
3N85	100	175	0.5	100	320	20 *	2.0	5	100	10	.4 to .65	-	-	28
3N86	65	200	1.0	500	400	20	0.2	5	65	1.0	.4 to .65	0.1	4 to8	28

^{*} Measured @125°C. † Measured in special test circuit (See specification sheet).

ADDITIONAL REFERENCE PUBLICATIONS ORDER BY PUBLICATION NUMBER

90.10 The Unijunction Transistor Characteristics and Applications
90.12 Unijunction Temperature Compensation

90.19 Unijunction Frequency Divider 90.70 The D13T—A Programmable Unijunction Transistor

90.72 Complementary Unijunction Transistors

OPTO COUPLERS

PHOTO TRANSISTOR OUTPUT

	GE TYPE	VOLTAGE (Vpk)	CURRENT	ID (nA)	BVCEO (VOLTS)		EC.)	VCE(SAT)	PKG
		MIN.	RATIO MIN.	MAX.	MIN.	tr	tf	MAX.	
96	CNY17 II CNY17 III CNY17 III CNY17 III CNY17 IV CNY32 CNY47A CNY51 H11A1 H11A2 H11A4 H11A4 H11A50 H11A50 H15A1 H15A2 4N26 4N26 4N26 4N27 4N35 4N36 4N36 4N37	4000 4000 4000 4000 VRMS 200 800 800 800 800 800 800 800 800 800	40 - 80 63-125 100-200 160-320 20% 20% 20% 20% 20% 20% 20% 20% 20% 2	50 50 50 50 100 100 100 50 50 50 50 50 50 50 50 50	70 70 70 70 30 30 30 30 30 30 30 30 30 30 30 30 30	2222322222222222222333333555	222232222222222333333335555	n.n.n.n.4444444444455555555555555555555	296 296 297 297 296 296 296 296 296 296 296 296 296 296

NEW OPTOELECTRONICS MANUAL

192 page manual, written by General Electric Application Engineers, contains seven basic selections of practical, user-oriented information relating to Emitters, Detectors and Couplers —

- Theory
- System Design ■ Reliability
- Measurements ■ Circuits
- Systems & Terms
- Specifications

Available from sales offices and distributors listed on the inside back cover.



PHOTO DARLINGTON OUTPUT

GE TYPE	ISOLATION VOLTAGE (Vpk)	CURRENT	ID (nA)	BV _{CEO} (VOLTS)		ICAL EC.)	VCE(SAT)	PKG
	MIN.	RATIO MIN.	MAX.	MIN.	tr	tf	MAX.	5
H11B1	2500	500%	100	25	125	100	1.0	296
H11B2	1500	200%	100	25	125	100	1.0	296
H11B3	1500	100%	100	25 55	125	100	1.0	296
H11B255	1500	100%	100	55	125	100	1.0	296
H15B1	4000 VRMS	400%	100	30 30	125	100	1.4	297
H15B2	4000 VRMS	200%	100	30	125	100	1.4	297
4N29	2500	100%	100	30	5	40	1.0	296
4N29A	1775 VRMS	100%	100	30	5	40	1.0	296
4N30	1500	100%	100	30	5	40	1.0	296
4N31	1500	50%	100	30	5	40	1.2	296
4N32	2500	500%	100	30	5	100	1.0	296
4N32A	1775 VRMS	500%	100	30	5	100	1.0	296
4N33	11500	500%	100	30	5	100	1.0	296
CNY31	4000 V _{RMS}	400%	100	30	125	100	1.4	297
	2120	6000	100	20	126	100		206



PHOTO SCR OUTPUT

GE TYPE	ISOLATION VOLTAGE MIN.	IF TRIGGER (MAX.)	I _D 100°C (MAX.)μΑ	BLOCKING VOLTAGE (MIN.)	TYPICAL TON (µSEC.)	VF (MAX.)	PKG
H11C1	2500	20mA	50	200	1	1.5	296
H11C2	2100	20mA	50	200	1	1.5	296
H11C3	1500	30mA	50	200	1	1.5	296
H11C4	2500	20mA	100	400	1	1.5	296
H11C5	2100	20mA	100	400	1	1.5	296
H11C6	1500	30mA	100	400	1	1.5	296
4N39	1500	14mA	50	200	1	1.5	296
4N40	1500	14mA	150	400	1	1.5	296
H74C1	1500			200			296
H74C2	1500			400			296
CNY30	2500	20mA	50	200	1	1.5	296
CNY34	2500	20mA	150	400	1	1.5	296



PROGRAMMABLE THRESHOLD COUPLER

GE TYPE	ISOLATION VOLTAGE (Vok)	CURRENT	ID (nA)	BVCEO (VOLTS)	TYPICAL (μSEC.)		VCE(SAT)	PKG
	MIN.	RATIO MIN.	MAX.	MIN.	tr	tf	MAX.	
H11A10	1500	10%	- 50	30	2	2	.4	296



AC INPUT COUPLER

H11AA1 1500	20%	100 30	2	2	.4	296
H11AA2 1500	10%	200 30	2	2	.4	296
CNY35 1500	10%	200 30	2	2	.4	296



HIGH VOLTAGE COUPLER

H11D1	2500	20%	100	300	5	5	.4	296
H11D2	1500	20%	100	300	5	5	.4	296
H11D3	1500	20%	100	200	5	5	.4	296
H11D4	1500	10%	100	200	5	5	.4	296
4N38	1500	10%	50	80	5	5	1.0	296
4N38A	1775 VRMS	10%	50	80	5	5	1.0	296
CNY33	2500	20%	100	300	5	5	.4	296



HIGH VOLTAGE PHOTO DARLINGTON OUTPUT



GE TYPE	ISOLATION VOLTAGE (RMS)	CURRENT	ID (nA)	BVCEO (VOLTS)		TYPICA-L (μSEC.) VCE(SAT) MAX.		PKG
	MIN.	RATIO MIN.	MAX.	MIN.	tr	tf	MAX.	
H11G1 H11G2 H11G3	2500 2500 1500	1000% 1000% 200%	100 100 100	100 80 55	5 5 5	100 100 100	1.0 1.0 1.0	296 296 296


BILATERAL ANALOG FET OUTPUT



GE TYPE	ISOLATION VOLTAGE (pk) MIN.		OFF-STATE RESISTANCE MIN. OHMS	BREAKDOWN VOLTAGE	TURN-ON TIME (µSEC)	TURN-OFF TIME (μSEC)	PKG
H11F1	2500	200	300M	30	15	15	296
H11F2	2500	330	300M	30	15	15	296
H11F3	1500	470	300M	15	15	15	296

INFRARED EMITTERS





DETECTORS





	SENSITIVITY	(ma/mw/cm²)	BVoro	RVono	In (nA)	SWITCHI	NG TYP.	TYP.	
GE TYPE	MIN.	MAX.	IVE	(V)	MAX.	t _r (μSEC.)	tf (μSEC.)	VCE(SAT)	PKG
BPW36	.6		45	45	100	5	5	.4	55
BPW37	.3	-	45	45	100	5	5	.4	55
L14G1	.6	I Call The St	45	45	100	5	5	.4	55
L14G2	.3	75 52	45	45	100	5	5	.4	55
L14G3	1.2	-	45	45	100	5	5	.4	55
L14H1	.05	-	60	60	100	5	5	.4	263
L14H2	.2	-	30	30	100	5	5	.4	263
L14H3	.2		60	60	100	5	5	.4	263
L14H4	.05	-	30	30	100	5	5	.4	263



PHOTO DARLINGTONS




		(ma/mw/cm ²)	BVCEO BVC	RVono	In (nA)	SWITCHI	NG TYP.	TYP.	PKG
GE TYPE	MIN.	MAX.	(V)	(V)	MAX.	tr (µSEC.)	tf (µSEC.)	VCE(SAT)	PKG
2N5777	.25		25	25	100	75	50	.8	263
2N5778	.25		40	40	100	75	50	.8	263 263
2N5779	1.0	-	25	25	100	75	50	.8	263
2N5780	1.0	-	40	40	100	75	50	.8	263
BPW38	15.0	-	25	25	100	75	50	.8	263 55
L14F1	15.0	-	25	25	100	75	50	.8	55
L14F2	5.0	-	25	25	100	75	50	.8	55



PHOTON COUPLED INTERRUPTER MODULE

PHOTO TRANSISTOR OUTPUT













H13B1	IF = 20mA	2500µA	100	25	150	150	1.2	273	477
H13B2	IF = 20mA	1000µA	100	25	150	150	1.2	273	1
H20B1	Ir = 20mA	2500µA	100	25	150	150	1.2	318	196397
H20B2	Ir = 20mA	1000μΑ	100	25	150	150	1.2	318	BBIT
H21B1	IF = 10mA	7.5mA	100	30	45	250	1.0	319	III
H21B2	IF = 10mA	14mA	100	30	45	250	1.0	319	1111
H21B3	IF = 10mA	25mA	100	30	45 45	250	1.0	319	
H21B4	Ip = 10mA	7.5mA	100	55	45	250	1.0	319	
H21B5	IF = 10mA	14mA	100	55	45	250	1.0	319	
H21B6	IF = 10mA	25mA	100	55	45 45 45 45	250	1.0	319	
H22B1	1F = 10mA	7.5mA	100	30	45	250	1.0	320	
H22B2	Ip = 10mA	14mA	100	30	45	250	1.0	320	1
H22B3	Ir = 10mA	25mA	100	30	45	250	1.0	320	141
H22B4	IF = 10mA	7.5mA	100	55	45 45	250	1.0	320	2
H22B5	IF = 10mA	14mA	100	55	45	250	1.0	320	
H22B6	IF = 10mA	25mA	100	55	45	250	1.0	320	1, 11
CNY29	IF = 20mA	2.5mA	100	25	150	150	1.2	273	11






MATCHED EMITTER DETECTOR PAIRS




H17A1 H23A1	1 _F = 20mA 1 _F = 30mA	50μA 1.5mA	100 100	30 30	5 8	5 50	4 4	302 321
			-33.	1011	A PAIL TO	17 13 14		1111
РНОТО І	DARLINGTON	OUTPUT		HEAL C	R. b.Du.	355 3		212



FAST RECOVERY RECTIFIERS SELECTOR GUIDE



STANDARD RECTIFIERS SELECTOR GUIDE



RECTIFIERS

THE INDUSTRY'S BROADEST LINE OF POWER RECTIFIERS—.250 TO 1500 AMPERES, UP TO 3000 VOLTS

CURRENT/VOLTAGE RATINGS

HIGH-SPEED FAST RECOVERY

PACKAGING

TRANSIENT SELF-PROTECTION

119

MOUNTING AND COOLING

GENERAL PURPOSE



JEDEC		_	1N5059-62	1N4245-49	-	-	1N5624-27	-	-
GE TYPE		DT230	A14A-P	-	GER4001-7	A114A-M		A15A-N	A115A-A
SPECIFIC	ATIONS	1111-11							
IFM(AV)	(A)	.25	1	1	1	1	3	3	3
	@ TA(°C)	50	100	55	75	55	70	70	55
Vamirep) -	- Max. repetitive peak reverse voltage (V)	FREEZE							
	50	DT230F	A14F	-	GER4001	Al14F	-	A15F	A115F
	100	DT230A	A14A	-	GER4002	A114A	-	A15A	A115A
	, 150	DT230G	-	-	-		-	-	-
	200	DT230B	1N5059	1N4245	GER4003	A114B	1N5624	A158	A115B
	250	DT230H1	-		-		-		-
	300	- 3	A14C	-	- T. A.	A114C	-	A150	A115C
	400	-	1N5060	1N4246	GER4004	A114D	1N5625	A150	A115D
	500	N-M	A14E	-	-	A114E	-	A15E	A115E
	600	-	1N5061	1N4247	GER4005	All4M	1N5626	A15M	A115M
	800	-	1N5062	1N4248	GER4006	-	1N5627	A15N	_
	1000	-	A14P 1	1N4249	GER4007	-	-	-	-
[FM (surge)	Max. peak one cycle, non-recurrent surge current (60 Hz sine wave, 1 phase operation) @ max. rated load conditions (A)	5	50	25	30	40	125	125	110
12t	Max. non-repetitive for 8.3 msec. (A2sec)	10-07	4	4	-	3.5	25	25	20
TJ	Operating junction temperature range (°C)	-65 to 150	-65 to	-65 to 160	-65 to 175	-65 to 125.	-65 to 175	-65 to 175	-65 to
Tstg	Storage temperature range (°C)	-65 to	-65 to 175	-65 to	-65 to 175	-65 to	-65 to 200	-65 to	-65 to
VFM	Max. peak forward voltage drop @ rated IF(AV) (1 phase operation)	1.1	1.0	1.2@ +55°C	1.1	1.1	1.0	1.0	1.0
t.,	Max. reverse recovery time (usec)	0.3	6	5	-	0.2	5	5	0.2

MOTE:

*Nerge forward current 1 amp. @ Ta=90°C. Junction, operating and storage temperature range —65 to +165°C.

*W =1.0V @200 MH, 25 C DT230H.



PACKAGE DUTLINE NO.

The best way to assure reliability in a low-current rectifier pellet is to put it in a package that really protects it. Protects it from shock, humidity, vibration and temperature.

38 119 119 119 119 119 2 119 2 119 2

woration and temperature.

And that's just what we do with General Electric's glassivated 1-amp (A14) and 3-amp (A15) rectifiers. Solid glass provides passivation and protection of the silicon pellet's P-N junction – no organic material is present within the hermetically sealed package. In addition, rigid mechanical support and excellent thermal characteristics are provided by the dual heat sink construction. For high-frequency applications, GE offers a fast-recovery rectifier, the 1-amp A114, with a 200 nsec. max. reverse recovery.



RECTIFIERS 5 TO 12 AMPERES

JEDEC		1N1612-16	1N1341A-48A	1N3987-90	1N3879-83	1N1199A-1206A 1N3670A-73A 1N5331	1N3889-93		1N4510-1
GE TYPES		10 m	-		-		-	A28 **	121
SPECIFICA	ATIONS								
IFM(AV)	(A)	5	6	6	6	12	12	12	12
	@ T _C = (°C)	150	150	150	100	150	100	135	135
V _{RM(rep)}	Max. repetitive peak reverse voltage (V)	2015 T.	-	ME STATE	-	-	-	-9	-
	50	1N1612	1N1341A		1N3879	1N1199A	1N3889	A28F	-
	100	1N1613	1N1342A	200 E	1N3880	1N1200A	1N3890*	A28A	-
	150	10/51/2	1N1343A	-	- 02	1N1201A	-	-	-
	200	1N1614*	1N1344A		1N3881	1N1202A*	1N3891*	A28B	-
	300		1N1345A		1N3882	1N1203A	1N3892	A28C	-
	400	1N1615*	1N1346A		1N3883	1N1204A*	1N3893*	A28D	_
	500		1N1347A		-	1N1205A	-	- 55	-
	600	1N1616*	1N1348A		-	1N1206A*		-	-
	700	MI E	-	1N3987	-	1N3670A	- 1		-
	800	102500	-	1N3988	17	1N3671A*			-
	900	74	-	1N3989	-	1N3672A	-	-	_
	1000		and the	1N3990		1N3673A*		-	1N4510
	1200	The State of the S	-	4 -	-	1N5331	-		1N4511
I _{FM} (surge)	Max. peak one-cycle, non-recurrent surge current (60 Hz sine wave, 1/ phase operation) @ max. rated load conditions (A)	150	150	150	75	240	150	240	240
12 t	Max. non-repetitive for 1.0 msec (A 2 sec)	25	25	25	-	60		67	67
TJ	Operating junction temperature range (°C)	-65 to +190	-65 to +200	-65 to +200	-65 to +150	-65 to +200	-65 to +150	-65 to +175	-65 to +175
T _{stg}	Storage temperature range (°C)	-65 to +200	-65 to +200	-65 to +200	-65 to +175	-65 to +200	-65 to +200	-65 to +175	-65 to +200
RHJC	Max. thermal resistance, junction-to-case (°C/W)	7.0	4.25	4.25	2.5	2.5	2.0	2.0	2.0
V _{FM}	Max. peak forward voltage drop @ rated I _{F(AV)} (1 phase opera- tion) (V)	1.1	1,1	1.1	1.4	1.1	1,4	1.1	1.4
	@ T _C = (°C)	150	25	25	25	25	25	25	135
Ter	Max. reverse recovery time (nsec)	B-Sa	-	IIS STATE	200		200	100	7
PACKAGE	OUTLINE NO.	120	120	120	120	120	120	120	120

^{*}JAN & JANTX types available

^{* *} A28 reverse polarity is an A29

RECTIFIERS 20 TO 40A AMPERES

JEDEC		1N248B- 50B	1N1195A- 98A	1N2154- 60	1N1183-90 1N3765-68 1N5332	1N4529- 30	1N1183A- 90A	1N3899- 3903	1N3909- 13	1N3208- 14		
GE TYPE		-	-		-	100-00	-	H 1 4 1 1 1	-	A40F	A44F	A139
SPECIFIC	ATIONS											
I _{FM(AV)}	Max. average forward current (1 phase oper- ation) (A)	20	20	25	35	35	40	20	30	20	20	25
	@ T _C = (°C)	150	150	145	140	115	150	100	100	110	110	75
V _{RM(rep)}	Max. repetitive peak reverse voltage (V)											
	50	1N2488	1N1191A	1N2154	1N1183		1N1183A	1N3899*	1N3909*	1N3208 A40F	A44F	-
	100	1N249B	1N1192A	1N2155	1N1184*	-	1N1184A	1N3900*	1N3910*	1N3209 A40A	A44A	-
	150	10410	1N1193A	-	1N1185	-	1N1185A		-	15 m	-	-
	200	1N250B	1N1194A	1N2156	1N1186*	-	1N1186A	1N3901*	1N3911*	1N2110 A40B	A44B	-
	300	-	1N1195A	1N2157	1N1187		1N1187A	1N3902*	1N3912*	1N3211 A40C	A44C	-
	400	100	1N1196A	1N2158	1N1188*	-	1N1188A	1N3903*	1N3913*	1N3212 A40D	A44D	-
	500		1N1197A	1N2159	1N1189	-	1N1189A	-	-	1N3213 A40E	A44E	A139E
	600	-	1N1198A	1N2160	1N1190*	-	1N:190A	-	-	1N3214 A40M	A44M	A139M
	700	175 E.S.	-		1N3765		-	-	-			-
	800	-	-	-	1N3766	-	-	-	-	-	-	A139N
	900	10 m	-		1N3767	100	-	-	C-	-	-	-
	1000	100	-		1N3768	1N4529	-		-	-	-	A139P
	1200	11-18	-	-	1N5332	1N4530	-	-	-	-	-	-
I _{FM(surge)}	Max. peak one cycle, non-recurrent surge cur- rent (60 Hz sine wave, 1 phase operation) @ max. rated load con- ditions (A)	350	350	400	500	500	800	225	300	300	300	400
12 t	Max. 12 t rating (non- repetitive for 8.3 msec) A2 sec			250	500	500	-		-	100	100	500
TJ	Operating junction tem- perature range (°C)	-65 to +175	-65 to +175	-65 to +200	-65 to +200	-65 to +175	-65 to +200	-65 to +150	-65 to +150	-65 to +175	-65 to +175	-40 to +125
T _{stg}	Storage temperature range (°C)	-65 to +175	-65 to +175	-65 to +200	-65 to +200	-65 to +200	-65 to +200	-65 to +175	-65 to +175	-65 to +175	-65 to +175	-40 to +200
$R\theta_{JC}$	Max. thermal resistance, junction-to-case (°C/W)	1.2	1.2	1,4	1.0	1.0	1.0	1,5	1.0	1.5 Typical	1.5 Typical	1.0
V _{FM}	Max. peak forward voltage drop @ rated I _{F(AV)} (1 phase operation) (V)	1.5	1,2	1.2	1.8	1.4	1,3	1.4	1.4	1,00 Typical	1.00 Typical	1.85
	@ T _C = (°C)	25	25	145	140	115	25	25	25	25	25	75
Trr	Max. reverse recovery time (nsec)	-	-		-	-	-	200	200		-	500
PACKAGE	OUTLINE NO.	123	123	123	123	123	123	123	123	125	126	123

^{*} JAN & JANTX types available.







GENERAL ELECTRIC THYRISTOR AND DIODE CONDENSED SPECIFICATIONS



JEDEC	TYPE	1N3289-96	- 1 - 1000		1N3260-74		100
GE TY	PE	A70	A170	A177	-	A180	A187
SPECIF	ICATIONS				and A		NAME OF THE OWNER, OWNE
I _{FM(A)}	Max. average forward current (1 phase operation)	100	100	100	160	150	150
	T _C = (°C)	130	130	65	125	143	65
V _{RM} (surge)	Max. repetitive peak reverse voltage (V)	-	-		-		-
	50	-			1N3260		-
	100	A70A	A170A	A177A	1N3261	A180A	A187A
	150		100-01	-	1N3262	-	-
	200	A70B 1N3289	A170B	A177B	1N3263	A180B	A187B
	250				1N3264		-
	300	A70C 1N3290	A170C	A177C	1N3265	A180C	A187C
	350		-		1N3266		-
	400	A70D 1N3291	A170D	A177D	1N3267	A180D	A187D
	500	A70E 1N3292	A170E	A177E	1N3268	A180E	A187E
	600	A70M 1N3293	A170M	A177M	1N3269	A180M	A187M
	700	A70S	A170S	A177S	1N3270	A180S	A187S
	800	A70N 1N3294	A170N	A177N	1N3271	A180N	A187N
	900	A70T	A170T	A177T	1N3272	A180T	A187T
	1000	A70P 1N3295	A170P	A177P	1N3273	A180P	A187P
	1100	A70PA	A170PA	A177PA		A180PA	A187PA
	1200	A70PB 1N3296	A170PB	A177PB	1N3274	A180PB	A187PB
	1300		A170PC	A177PC	-	A180PC	A187PC
	1400	-	A170PD	A177PD	-	A180PD	A187PD
	1500		A170PE	A177PE		A180PE	A187PE
FM (surge)	Max. peak one cycle, non-recurrent surge current (60 Hz sine wave, 1 phase opera- tion) @ max. rated load conditions (A)	1600	2500	2500	2000	3400	2800
12t	Max. non-repetitive for 8.3 msec (A ² sec)	10,000	28,000	23,500	16,000	46,000	33,000
TJ	Operating junction temperature range (°C)	-40 to +200	-40 to +200	-40 to +125	-55 to +190	-40 to +200	-40 to +12
T _{stg}	Storage temperature range (°C)	-40 to +200	-40 to +200	-40 to +150	-55 to +190	-40 to +200	-40 to +15
$R_{\theta JC}$	Max. thermal resistance, junction-to-case (°C/W)	.4	.4	.4	.3	.3	.3
V _{FM}	Max. Peak forward voltage drop @ rated I _{F(AV)} (1 phase operation)	1.4	1.3	1.3	1.3	1.3	1.7
	@ T _C = (°C)	25	130	25	125	143	25
Q _{rr}	Max. reverse recovered charge, T _J = 25°C	-	-	25	-	-	15
PACKA	GE OUTLINE NO.	127	127.1	127.1	128	127.1	127.1



RECTIFIERS 250 TO 740 AMPERES





JEDEC		_	1N3735-44	-	-	1N4044-56	-	-	- 1	12
GE TYP	E	A190	-	A197	A198/A198	R -	A390	A397	A398	A500
SPECIF	ICATIONS									
FMIAV	Max. average forward current (1 phase operation) (A)	250	250	250	250	275	400	400	400	740
	@ T _C = (°C)	144	130	110 .	95	120	145	110	90	100
VFM(re	p) Max. repetitive peak reverse voltage (V)	AND COURSE								
	100	A190A	1N3735	A197A	A198A	1N4045	A390A	A397A	A398A	-
	200	A190B	1N3736	A1978	A198B	1N4047	A390B	A3978	A398B	-
	300	A190C	1N3737	A197C	A198C	1N4049	A390C	A397C	A398C	-
	400	A190D	1N3738	A197D	A198D	1N4050	A390D	A397D	A398D	-
	500	A190E	1N3739	A197E	A198E	1N4051	A390E	A397E	A398E -	-
	600	A190M	1N3740	A197M	A198M	1N4052	A390M	A397M	A398M	- 1
	700	A190S	-	A1975	A198S	1N4053	A390S	A397S	A398S	-
	800	A190N	1N3741	A197N	A198N	1N4054	A390N	A397N	A398N	-
	900	A190T	-	A197T	A198T	1N4055	A390T	A397T	A398T	-
	1000	A190P	1N3742	A197P	A198P	1N4056	A390P	A397P	A398P	
	1100	A190PA	-	A197PA	A198PA		A390PA	A397PA	A398PA	-
	1200	A190PB	1N3743	A197PB	A198PB	10-10-0	A390PB	A397PB	A398PB	-
	1300	A190PC	_	A197PC	A198PC	-	A390PC	A397PC	A398PC	-
101	1400	A190PD	1N3744	A197PD	A198PD	-	A390PD	A397PD	A398PD	-
	1500	A190PE	_	A197PE	A198PE	-	A390PE	A397PE	A398PE	_
	1600	-	- 11	-	-	-	-	-	-	A500Pf
	1700	_	_		_	_	_		_	A500PS
100	1800	-		-		2	_		-	A500Ph
	1900	200000	_	_	_			_		A500PT
10.1	2000	_	-		_		_	-	-	A500L
	2100		_	- 10	_		_	-	_	A500 L
_	2200		_				-			A500LE
1	2300	_				_	_		-	A500L0
-	2400	-	-			-	_	-	-	A500LE
-	2500	12/5/5/5	-					COLUMN TO SERVICE STATE OF THE PARTY OF THE		A500LE
90.00	2600		_	_		2000			_	A500 LA
-	2700	-	-							A500LS
0.10	2800	_			-		-		_	A500LN
-	2900	_								A500L7
-	3000		-	_		-				A500LP
FM (surge)	Max. peak one cycle, non-recurrent surge current (60 Hz sine wave, 1 phase opera- tion) @ max. rated load conditions (A)	6500	4500	5000	7000	5000 -	7000	5000	7000	10,000
2t	Max, non-repetitive for 8.3 msec (A ² sec)	160,000	84.000	100,000	200.000	100,000	200,000	95,000	200,000	415,000
,	Operating junction temperature range (°C)	-40 to +200	-40 to +200	-40 to +125		-65 to +190	-40 to +200	-40 to +125	-40 to +175	
stg	Storage temperature range (°C)	-40 to +200	-40 to +200	-40 to +150		-65 to +190	-40 to +200	-40 to +150		
stg BJC	Max. thermal resistance, junction-to-case	.18	.18	.18	.18	.18	.15	.095	.095	.06
/ _{FM}	Max. peak forward voltage drop @ rated IF(AV) (1 phase operation)	1.3	1.3	1.5	1.7	1.35	1.4	1.5	1.7	1.25
	@ T _C = (°C)	144	130	25	25	120	144	25	25	25
2,,,	Max. reverse recovered charge @ T = 25°C	-	_	60	42	-	100	60	42	
	GE NO.	128	128	128	128	128	109.1	109.1	109.1	182






RECTIFIERS 750 TO 1500 AMPERES




GE TYP	E	A437	A596	A430	A540	A696	A570	A640	A641	A740
JEDEC		-	-	-	-	-	-	-	-	-
	ICATIONS									
1	Max. average forward current	750	750	1000	1000	1000	1500	1500	1500	2400
'FM(AV	(1 phase operation) (A)	-					80	80	90	100
11	@ T _C = (°C)	65	65	113	100	-	80	80	90	100
VFM(rec) Max. repetitive peak reverse voltage (V) 100	A437A	-	A430A			A570A	_		-
	200	A437A		A430B			A570B			
	300					MANUAL TRANS	A570C	_		
	400	A437C	-	A430C			A570D		-	7
		A437D	-	A430D	-	-	A570E	_		
	500	A437E	-	A430E	-	- 1111		_		
	600	A437M	-	A430M	-	- CO	A570M		-	
	700	A437S	-	A430S	-	-	-		-	200
	800	A437N	A596N	A430N	-	-	-	-	-	7
	900	A437T	A596T	A430T	-	-	-	-	-	-
	1000	A437P	A596P	A430P	-	-	-	A640P	-	-
	1100	-A437PA	A596PA	A430PA	-		-	A640PA	-	-
	1200	A437PB	A596PB	A430PB		-		A640PB	-	-
	1300	A437PC	A596PC	A430PC	-	2 5	-	A640PC	-	-
	1400	A437PD	A596PD	A430PD	-	-	-	A640PD	-	A740PD
	1500	A437PE	-	A430PE	-	A696PE	-	A640PE	-	A740PE
	1600	+	~		-	A696PM	The France	A640PM		A740PM
	1700	- '	-	-	-	A696PS		A640PS	-	A740PS
	1800	-	-	+	-	A696PN	-	A640PM	-	A740PN
	1900	- 1	-	-		A696PT	-	A640PT	-	-
	2000	-	-	-	A540L	A696L	-	A640L	A641L	-
	2100	-	-	-	A540LA		-	A640LA	A641LA	-
	2200	-	-	-	A540L8	-	-	-	A641LB	
	2300	-	-	-	A540LC	-	-	-	A641LC	-
	2400	-	-	-	A540LD	-	-	-	A641LD	
	2500		-	-	-	-	-	10 TO 100	A641LE	-
	2600		-		-	-	-	-	A641LM	7
	2700	-	-	100-	-	-	-	-	-	
	2800	-	-		-	-	-	-	-	-
	2900	-	-	-	-		-	-	-	~
	3000	+	-		-	-	-	-	-	-
I _{FM}	Mex. peak one cycle, non-recurrent surge current (60 Hz sine wave, 1 phase opera- tion) @ max. rated load conditions (A)	10,000	10,000	10,000	12,000	14,000	18,000	16,000	17000	32,000
12t	Max. non-repetitive for 8.3 msec (A ² sec)	415,000	415,000	415,000	597,000		1,300,000	1,062,000	1,200.000	4.2 x 10
Т,	Operating junction temperature range (°C)		-40 to +175	-40 to +200	-40 to +200	-40 to +150	-40 to +200	-40 to +200	-40 to +185	-40 to +20
Tstg	Storage temperature range (°C)	-40 to +150	-40 to +200	-40 to +200	-40 to +200	-40 to +150	-40 to +200	-40 to +200		-40 to +20
Rajc	Max. thermal resistance, junction-to-case (°C/W)	.06	.05	.06	.06	.0375	.06	.038	.0375	.023
V _{FM}	Max. peak forward voltage drop ⊕ rated I _{F(AV)} (1 phase operation)	2.0	2.3	1.55	1.75		1.5	1.0	1.7	1.7
	e T _C = (°C)	25	125	25	150	(C) - (S)	'25	25	25	25
Q _{rr}	Max. reverse recovered charge @ T _J = 25°C	100	300	-	-	500	-	-	-	- S
BUCKU	GE NO.	183	182	183	182	306	182	306	306	316

PHASE CONTROL SCR's SELECTOR GUIDE



"Phase Control" is a term used to describe SCR's where fast turn-off time is not a prime requirement. The trade-offs in SCR design are such that turn-off time has an inverse relationship to current and voltage capability for any given junction size. Primary applications for a device with relatively slow turn-off are AC phase control. This type of device is also used for zero voltage switching and select pulse applications.







GE TYP	E	C3	C103	C203	C205	C5	C6	C7	-	C106	C107	C108
JEDEC		2N877-81 ^{6/3}	-	2N5060-64		2N2322-29	-	2N2344-48	2N1595-99, A	-	-	-
	RICAL SPECIFICATIONS											
	GE RANGE	30-200	30-200	30-400	30-400	25-400	25-400	25-200	50-400	15-800	15-600	15-600
	RD CONDUCTION	0.5	0.8	0.8						4.0		
	Max. RMS on-state current (A) Max. average on-state current @ 180°	0.32	0.50	0.80	0.76	1.6	1.6	1.6	1.6	2.5	4.0 2.5	3.75
IT(AV)	conduction (A) @ T _C Max, peak one cycle, non-repetitive	# 85°C	@ 25°C	₽ 25°C	⊗ 25°C	@ 85°C	@ 85°C	@ 55°C	@ 110°C	@ 30°C	@ 20 C	8 30,C
TSM	surge current (A)	7	8	8	10	15	10	15	15	20	15	30
l ² t	Max. 1 ² t for fusing for > 1.5 msec (A ² sec)		-	25-11	-	0.5	-	-	-	0.5	0.5	0.5
V _{TM}	Max. peak on-state voltage @ 25°C, 180° conduction, rated I _{T(AV)} (V)	1,6	1.5	1.5	1.6	2.2	1.4	2	2	2.2	2.5.	1.35
Rajc	Max. internal thermal resistance, dc junction-to-case (°C/W)	80	125	75	75	10	10	1075	- 1	10	10	10
1 _H	Max. holding current @ 25° C (mA)	5	5	5	5	2	5	1	-	3	6	3
tq	Typical turn-off time (µsec) ⊕ max. T _J	15	15	15	15	40	40	20	40	40	40	40
	Maximum turn-off time (µsec @ 110 C)	-	-	-		-	-	117-	-	100	100	100
td + tr	Typical turn-on time (usec @ 110 C)	1	1.4	1.4	1.4	1,4	1,4	1,4	1.2	1	1	1
di/dt	Max. rate-of-rise of turned-on current (A/µsec)	-	-	-	-	50	-	-	- 1	50	50	50
Tj	Junction operating temperature range (°C)	-65 to 150	-65 to 125	-65 to 125	-65 to 125	-65 to 125	-40 to 125	-65 to 100	-65 to 150	-40 to 110	-40 to 110	-40 to 11
BLOCKI dv/dt	NG Typical critical rate-of-rise of off-state voltage, exponential to rated V _{DRM} @ max. rated T ₂ (V/µsec)	40	20	20	20	20	20	20	20	8	8	8
FIRING	- max. raine 13 197µmcr	-	-					-	-		-	No. of Contract of
IGT	Max. required gate current to trigger (µA) Ø -65°C	300	500	500	500	350	- 1	75	-	-	-	-
	@ -40° C		-	IS IN STOLL	-	1077-1070	-	Singe of	-	500		500
	@ 25°C	200	200	200	200	200	1000	20	10,000	200	500	200
VGT	Max, required gate voltage to trigger (V) ⊕ −65° C		1	1	1	1	-	1	-	+	-	-
	⊕ -40°C		-	100		-12	1	-	-	1		1
	● 25°C	0.8	0.8	8.0	0.8	0.8	0.8	0.8	3	0.8	0.8	0.8
VGT	Min, required gate voltage to trigger (V) @ 110°C	-	-	100	-	5.0	-	-	-	0.2	0.2	0.2
VOLTA	@ 125°C	0.05	0.1	0.1	0.1	0.1	0.1	7	-	-	-	Marie II
	GE TYPES re Peak Forward and Reverse Voltages	-	-	1000000000	-	-		-	-	Decree of	-	CONTRACT OF
-	15		-	-		-	-			C106Q1	C107Q1	C108Q1
	25	-	_	100	-	2N2322 C5U.	CGU	2N2344	_	-	-	-
	30	2N877	C103Y	2N5060 C203Y	C205Y	-	-	-	-	C106Y1	C107Y1	C108Y1
	50	- 11	-	-	-	2N2323* C5F	CSF	2N2345	2N1595, A	C106F1	C107F1	C108F1
	60	2N878	C103YY	2N5061 C203YY	C203YY	- 0	-	-	-	-	-	-
	100	2N879	C103A	2N5062 C203A	A	2N2324* C5A	C6A	2N2346	2N1596, A	C106A1	C107A1	C108A1
	150	2N880	-	2N5063		2N2325 C5G	CGG	2N2347	-			-
	200	2N881	C103B	2N5064 C2038	В	2N2326* C58	C6B	2N2348	2N1597, A	C10681	C10781	C10881
	250		-	2042	-	2N2327. C5H	-	-	-	-	-	-
	300	1 × 5	-	C203C	С	2N2328* C5C	CEC	10-10	2N1598, A	C106C1	C107C1	C108C1
	400		-	C203D	D	2N2329* C5D	CED	- TO - TO S	2N1599, A	C106D1	C107D1	C108D1
	500	-	-	P12-0300		100 m	-	-	7	C106E1	C107E1	C108E1
	600	1114		-	-	TO THE STATE OF	340	-	- 60	C106M1	C107M1	C108M1


^{*}JAN & JANTX types available.

2. 2N885-89 available 20 mA max. IGT.

2. 2N2322A-28A available 20 mA max. IGT.







VOLTAGE R VOLTAGE N VOLT	CONDUCTION As, PASS on each current (A) As, exercing on data survival of 100° As, exercing on data survival of 100° As, person on data survival of 100° As, person on data survival of 100° As, person on data (A) As, person of data (A) Association of d	2N1770A- 77A 28-400 7.4 4.7 0 106°C 0 .5 1.85 3.1 25 - 40 1.0 60 -65 to 150 20 30 - 15 2	28-900 7.4 4.7 9.60° C 60 5. 1.85 3.1 1.0 40 -65 to 125 50 30 15	50 50	50-600 8 52 640°C 90 27 1.57 9.0 6 - 100 -40 to 110	50	50	50-800 12 7.7 8 78°C 120 30 1.82 1.8 30 - - 100 -40 to 110	206394-98 50-600 12 7.6 9.50 100 12 2.2 2.0 30 2.0 100 -40 to 125	28-500 16 10.2 @ 35°C 125 40 2.5 2.5 50 3	206400-04 50-600 16 10.2A @100°c 160 100 1.7 1.5 40 2.0 125 -40 to 125	50-500 20 13A © 65°C 240 150 1.7 1.6 50	25-800 25 16.0 9 35°C 125 40 2.25 1.5
VOLTAGE R VOLTAGE N VOLT	CONDUCTION IN. RMS consens current (A) IN. park size system	7.4 4.7 \$\(\frac{4}{106}\)^*C 60 .5 1.85 3.1 25 - 40 1.0 60 -65 to 150 20 30 - 15	7.4 4.7 9.60° C 60 5 1.85 3.1 	8 5.1 c 50° c 60°	8 52 #40°C 90 27 1.57 9.0 6 -	8 5.1	10 6.3 6.8°C 90 27 1.95 	12 7.7 8 78°C 120 30 1.82 1.8 30 - - 100	12 7.6 © 90°C 100 12 2.2 2.0 30 2.0 100 -40 to 125	16 10.2 \$35°C 125 40 2.5 2.5 50 3	16 10.2A @100°C 160 100 1.7 1.5 40 2.0 125 -40 to 125	20 12A @ 65°C 240 150 1.7 1.6 50 	25 16.0 @ 35°C 125 40 2.25 1.5
FORMARD C FORMARD C T (1AND) Martin (1AND) Mart	CONDUCTION As, PASS on each current (A) As, exercing on data survival of 100° As, exercing on data survival of 100° As, person on data survival of 100° As, person on data survival of 100° As, person on data (A) As, person of data (A) Association of d	7.4 4.7 \$\(\frac{4}{106}\)^*C 60 .5 1.85 3.1 25 - 40 1.0 60 -65 to 150 20 30 - 15	7.4 4.7 9.60° C 60 5 1.85 3.1 	8 5.1 c 50° c 60°	8 52 #40°C 90 27 1.57 9.0 6 -	8 5.1	10 6.3 6.8°C 90 27 1.95 	12 7.7 8 78°C 120 30 1.82 1.8 30 - - 100	12 7.6 © 90°C 100 12 2.2 2.0 30 2.0 100 -40 to 125	16 10.2 \$35°C 125 40 2.5 2.5 50 3	16 10.2A @100°C 160 100 1.7 1.5 40 2.0 125 -40 to 125	20 12A @ 65°C 240 150 1.7 1.6 50 	25 16.0 9 35°C 125 40 2.25 1.5
Trinks Make	in. A MAS on exists accessed (A). In a servinging on different point of 190° contection (A) 0° T ₂ (C). In a content contection (A) 0° T ₂ (C). In a content content content (A) 0° T ₂ (C). In a content content (C) 0° T ₂ (C). In a content content (C) 0° T ₂ (C). In a content content (C) 0° T ₂ (C). In a content content (C) 0° T ₂ (C). In a con	4.7 @ 106°C 60 .5 1.85 3.1 25 - 40 1.0 60 -65 to 150 20 - 15	4.7 @ 60° C 80 .5 1.85 3.1 - - 1.0 40 -65 to 125 50	8.1 Ø 50°C 80 - 1.85 3.1 30 - 1.0 40 -86 to 105 50	\$2 \$40°C 90 27 1.57 9.0 6 	5.1 ⊕ 78° c 90 27 1.83 1.8 30 50 100 -40 πο 100 50	6.3	7.7 8.78°C 120 30 1.82 1.8 30 - - 100 -40 to 110	7.6 ⊕ 90°C 100 12 2.2 2.0 30 	10.2 © 35°C 126 40 2.5 2.5 50 - 3 10	10.2A @100°C 160 100 1.7 1.5 40 - 2.0 125 -40 to 125	13A	16.0 © 35°C 125 40 2.25 1.5
T_T_A_V Max	s. exemple on date operand \$100° as a proper of \$100° as a post of the proper of the properties of the	4.7 @ 106°C 60 .5 1.85 3.1 25 - 40 1.0 60 -65 to 150 20 - 15	4.7 @ 60° C 80 .5 1.85 3.1 - - 1.0 40 -65 to 125 50	8.1 Ø 50°C 80 - 1.85 3.1 30 - 1.0 40 -86 to 105 50	\$2 \$40°C 90 27 1.57 9.0 6 	5.1 ⊕ 78° c 90 27 1.83 1.8 30 50 100 -40 πο 100 50	6.3	7.7 8.78°C 120 30 1.82 1.8 30 - - 100 -40 to 110	7.6 ⊕ 90°C 100 12 2.2 2.0 30 	10.2 © 35°C 126 40 2.5 2.5 50 - 3 10	10.2A @100°C 160 100 1.7 1.5 40 - 2.0 125 -40 to 125	13A	16.0 © 35°C 125 40 2.25 1.5
Trans Control Contro	conduction (A.) & T _C (*C) i.e., park one orgon, non-repatritives i.e. If it for fusing for 2 1.5 mer. (A* sect i.e. If it for fusing for 2 1.5 mer. (A* sect i.e. If it for fusing for 2 1.5 mer. (A* sect i.e. instruction 2 25°C (100) i.e. in	e 106°C 60 .5 1.85 3.1 25 40 1.0 60 -65 to 150 20	@ 60° C 600	9 50° C 60	@ 40°C 90 27 1.57 9.0 6	© 78° C 90 27 1.83 1.8 30 50 	9 68°C 90 27 1.95 - 30 - 2.5 100 -40 to 100	878°C 120 30 1.82 1.8 30 - - 100 -40 to 110	@ 90°C 100 12 2.2 2.0 30 	© 35°C 125 40 2.5 2.5 50 - 3	@100°C 160 100 1,7 1,5 40 - - 2,0 125 -40 to 126	© 65°C 240 150 1.7 1.6 50 - 100 -40 to 100	# 35°C 125 40 2.25 1.5
Transis	with covered (A) (27 - 1.5 mers (A) and a LT for Training A 23 °C - 1.60 °C - 1.5 mers (A) and a LT for Training A 23 °C - 1.60 °C °C - 1.60 °C	.5 1.85 3.1 25 - 40 1.0 60 -65 to 190 20	.5 1.85 3.1 - - 1.0 40 -65 to 125 50	1.85 3.1 30 1.0 4066 to 105 50	27 1.57 9.0 6 - - 100 -40 to 110	27 1.83 1.8 30 50 100 -40 to 100	27 1.95 - 30 - - 2.5 100 -40 to 100	30 1.82 1.8 30 - - - 100 -40 to 110	12 2.2 2.0 30 	40 2.5 2.5 50 - 3 10	100 1.7 1.5 40 - 2.0 125 -40 to 125	150 1.7 1.6 50 - - 100 -40 to 100	40 2.25 1.5 - - 3 20
V_Thi	as, pank on other voltage @ 25°C, (180° modestion, rated [1244], (V) 1 (1244), (V) 1	1.85 3.1 25 40 1.0 6065 to 150 20 30 15	1.85 3.1 	1.85 2.1 30 - 1.0 40 -66 to 105 50	1.57 9.0 6 100 -40 to 110	1.83 1.8 30 50 100 -40 to 100	1.95 - 30 - - 2.5 100 -40 to 100	1.82 1.8 30 - - 100 -40 to 110	2.2 2.0 30 - 2.0 100 -40 to 125	2.5 2.5 50 - 3 10	1.7 1.5 40 - 2.0 125 -40 to 125	1.7 1.6 50 - - - 100 -40 to 100	2.25 1.5 - - 3 20
V-TM CONV	nodestion, rated \$1_2,002_ (V) a. minoral theorems, d. a. created on current	3.1 25 40 1.0 60 65 to 150 20 30 15	3:1 - - 1.0 40 -65 to 125 50	3.1 30 - - 1.0 40 -65 to 105 50	9.0 6 - 100 -40 to 110	1.8 30 50 50 		1.8 30 - - - 100 -40 to 110	2.0 30 - 2.0 100 -40 to 125	2.5 50 - 3 10	1.5 40 - 2.0 125 -40 to 125	1.6 50 - - - 100 -40 to 100	1.5 - - 3 20
1-	rection to see COMD : s. holding current 0 25°C (mix) s. s. holding current 0 25°C (mix) s. proper sum of time (anel) 215°C (mix) s. proper sum on time (anel) 215°C (mix) s. proper sum on time (anel) 216°C (mix) s. proper sum of time of officers 216°C (mix) s. proper sum of time of officers 216°C (mix) s. proper sum of time of time of officers 216°C (mix) s. proper sum of time of time of officers 216°C (mix) s. proper sum of time	25 40 1.0 60 -65 to 150 20 30 15	1.0 40 -65 to 125 50	30 - - 1.0 40 -65 to 105 50	100 -40 to 110	30 50 - 100 -40 to 100	30 - - 2.5 100 -40 to 100	30 - - 100 -40 to 110	30 - 2.0 100 -40 to 125	50 - 3 10	2.0 125 -40 to 125	50 - - 100 -40 to 100	3 20
1	se, holding correct © 25°C (mA) progress (see) ground strand filter (see) 125°C 1		40 -65 to 125 50 30	- 1.0 40 -65 to 105 50	100 -40 to 110	50 - 100 -40 to 100	- 2.5 100 -40 to 100	- 100 -40 to 110	2.0 100 -40 to 125	3	2.0 125 -40 to 125	- - 100 -40 to 100	20
To To To To To To To To	190°C 23°C 23°C 23°C 23°C 23°C 23°C 23°C 23	40 1.0 60 -65 to 150 20 30 -	40 -65 to 125 50 30	1.0 40 -66 to 105 50	-40 to 110	- 100 -40 to 100	2.5 100 -40 to 100	100 -40 to 110	100 -40 to 125	3	2.0 125 -40 to 125	- 100 -40 to 100	20
t _d + t _f Typ t _d + t _f Typ Max Max Max Max Max Max Max Ma	prisat turn on time Lused as a reflect file transide or current Lused. United The transide or current Lused The control operating images store snope ("Cl prisat dritical rate of rise of off-lease flage. Exponential 6 max. rated T _J // rated rated rated T _J // rated rated rated rated T _J // rated	1.0 60 -65 to 150 20 30 - 15	40 -65 to 125 50 30	40 -65 to 105 50 -	-40 to 110	100 -40 to 100 50	100 -40 to 100	100 -40 to 110	100 -40 to 125	10	125 -40 to 125	100 -40 to 100	20
Max	as, case of rise turned-on current (June) contino operating sumperature range ("Cl reprised oritical rates of rise of off-state range) provided of max. rates ("June) (June) provided of max. rates ("June) as. required gate current to trigger (mA) -85 °C -85 °C	60 -65 to 150 20 30 - 15	40 -65 to 125 50 30	40 -65 to 105 50 -	-40 to 110	100 -40 to 100 50	100 -40 to 100	100 -40 to 110	100 -40 to 125	10	125 -40 to 125	100 -40 to 100	20
(A/) Jun	//wecf or continuous and continuous	-65 to 150 20 30 - 15	-65 to 125	-65 to 105	-40 to 110	-40 to 100	-40 to 100	-40 to 110	-40 to 125		-40 to 125	-40 to 100	
BLOCKING	rpical critical rate-of-rise of off-state stage. Exponential & max. rated T j. //wwk1. sx. required gate current to trigger (mA) = -65°C = -60°C = 25°C = -60°C = -60	20 30 - 15	50 30	50 50		50	50			-40 to 100		BOOK AND	-40 to 10
Typy volt	itage. Exponential & max. rated T _J ax. required gate current to trigger (mA) · -65° C -66° C 25° G ax. required gate voltage to trigger (V) -65° C	30 - 15	30	50	05			50	50		125	200	
Var Min. 91 91 91 91 91 91 91 91 91 91 91 91 91 9	itage. Exponential & max. rated T _J ax. required gate current to trigger (mA) · -65° C -66° C 25° G ax. required gate voltage to trigger (V) -65° C	30 - 15	30	50	05			50	50		125	200	
FIRING IGT	ax. required gate current to trigger (mA) · · · · · · · · · · · · · · · · · · ·	15	-	-	05				-				
VGT # 1	-65°C -40°C 25°C as required gate voltage to trigger (V) -65°C	15	-	-	0.5		-						-
VGT Min. 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9	25°C ax. required gate voltage to trigger (V) -65°C	-	15	200 P. C.	0.5		7	11-11-		-	7	10.7	
VGT Max 9 - 9 - 9 - 9 - 9 - 19 - 19 - 19 - 19	ax, required gate voltage to trigger (V) -65°C	-	15			40	40	40	60	150	60	75	150
VGT 0-0 0 10 0 10 0 11 0 11 0 11 VOLTAGE TY	-65°C	2		26	0.2	25	25	25	25	80	30	25	80
V _{GT} Min. 9 11 9 1 9 1 1 9 1 1 VOLTAGE TY		F112-535	2	2.5		-	-	-	-	11 - 11	-	7. A. III	
V _{GT} Min. 9 11 9 1 9 11 9 11 VOLTAGE TY	-40°C	7	-	-	2.0	2.0	2.0	2.0	2.5	3.5	2.5	2.5	3.5
VOLTAGE TY	25°C	1,35	1.35	100 m	1.5	1.5	1.5	1.5	1.5	-	1.5	1.5	-
VOLTAGE TY	in, required gate voltage to trigger (V) 100°C	200	-	0.3	0.2	0.2	0.2	0.2		0.3		0.2	0.25
VOLTAGE TY		-	- 0.3		0.2	-	-	0.2	0.2	_	0.2	TO SECURE	-
VOLTAGE TY	150°C	0.2	-	2012	-	10000000	-	-	0.2	-	-	200000000000000000000000000000000000000	-
Repetitive Pea		110000000000000000000000000000000000000	-	-	7	and the same		-	-			-	
	eak Forward and Reverse Voltages	32013	COMPAND OF	NUMBER OF STREET		William Co.		SECURE OF				NAME OF THE	
	25	2N1770A C10U	2N1770 C11U	C18U		100000	C220U C222U	-		2N1842 C36U		302	C37U
	50	2N1771A C10F	2N1771 C11F	C15F		C122F	C220F C222F	C126F	2N6394	2N1843 C36F	C127F 2N6400	2N5164 2N5168	C37F
	100	2N1772A C10A	2N1772 C11A	C15A		C122A	C220A C222A	C126A	2N6395	2N1844 C36A	C127A 2N6401	280100	C37A
	150	2N1773A C10G	2N1773 C11G	C15G		100	-	-		2N 1845 C36G	-	-	
	200	2N1774A C108	2N1774 C11B	C158	C1188	C1228	C2208 C2228	C1268	2N6396	2N 1846 C368	C1278 2N6402	2N5165 2N5169	C378
-	250	2N1775A C10H	2N1775 C11H	C15H		100		-		2N1847 C36H	- 2710402	ZM5109	_
-	300	2N1776A C10C	2N1776 C11C	C15C		C122C	C220C C222C	C126C		2N1848 C36C	C127C		C37C
	400	2N1777A C10D	2N1777 C11D	C15D	C118D	C122D	C220D C222D	C1260	2N6397	2N1849 C36D	C127D	2N5188	C37D
	500	-	2N1778 C11E	C15E	- C118E	C122E	C220E	C126E		2N1850 C36E	2N6403 C127E	2N5170	C37E
	600	100000	2N2619 C11M	C15M	C118M	C122M	C222E	C126M	2N6398	CORE	C127M	2NS167	C37M
	700		CIIM		-	CIELM	C222M	-		270,020	2N6404	2N5171	C375
				0.200	-		-	(C_2	-	Edward .			C37N
PACKAGE O	800			104	173.3	230.2	241 (C222) 242, 3, 4, 5	200	107	107	230.2	241 252	107

GENERAL ELECTRIC THYRISTOR AND DIODE CONDENSED SPECIFICATIONS



GE TYP	PE 30	-	C230-2	C231-3	_	C228-9	C35	C38	-	C137
JEDEC		2N681-92*		_	2N3870-3 2N3896-9	_	-	-	2N5204-7	-
ELECTI	RICAL SPECIFICATIONS		-	-	2110000	-		19919		-
	GE RANGE	25-800	25-600	25-600	100-600	26-600	25-700	25-500	600-1200	500-1200
	ARD CONDUCTION			-				-	72.00	
IT(RMS	Max. RMS on-state current (A)	25	. 25	25	35	35	35	35	35	35
I _{T(AV)}	Max. average on-state current @ 180° conduction (A) @ T _C (°C)	16 Ø 65°C	16 ⊚ 70°C	16 ⊚ 70°C	22.3 @62°C	22.3 @64°C	22.3 @40°C	22.3 @70°C	22.3 @ 40°C	22.3 @66°C
ITSM	Max. peak one cycle, non-repetitive surge current (A)	150	250	260	350	300	150	150	300	360
12 t	Max. I ² t for fusing for ≥ 1.5 msec. (A ² sec)	75	260	260	320	260	75	75	260	340
V _{TM}	Peak on-state voltage @ 25°C, 180° conduction, rated I _{T(AV)} (V) Max. internal thermal resistance, dc,	2.0	1.7	1.7	1.85	1.75	2,25	2.25	1.8	2.3
ReJC	junction-to-case (° C/W)	1.7	1.0	1.0	.9	1.7	1.7	1.5	1.5	1.0
I _H	Max. holding current @ 25°C (mA)	100	50	50	70	75	100	80	100	100
tq	Typical turn-off time (µsec) at rated T _J (max.)		-	00-V-	40	-	-	25		-
$t_d + t_r$	Typical turn-on time (µsec)	1.6	3	3	2		1.6	1.4	1.6	1.6
di/dt	Max. rate-of-rise turned-on current (A/µsec)	10	100	100	150		150	80	150	150
TJ	Junction operating temperature range (°C)	-65 to 125	-40 to 100	-40 to 100	-40 to 100	-40 to 125	-65 to 125	-65 to 150	-40 to 125	-65 to 1
BLOCK						-				
dv/dt	Typical critical rate-of-rise of off-state voltage. Exponential @ max. rated T ₁ (V/µsec)	50	200	200	300		50	40	200	200
FIRING								Part of the Part o		
IGT	Max. required gate current to trigger (mA) @ -65°C	80	. *		1 (4)	-11/	80	80	- 80	80
	⊕ -40°C		40	20	80	80	-	-		-
	@ 25°C	40	25	9	40	40	40	40	40	40
V _{GT}	Max. required gate voltage to trigger (V) @ -65° C @ -40° C	3.0	- 20	2.0	3.0	3.0	3.0	3.0	3.0	3.0
	9 -40 C	3.0	1.5	1.5	2.0	2.5	3.0	3.0	3.0	2.2
V _{GT}	Min. required gate voltage to trigger @ 100°C	3.0	0.2	0.2	0.2	2,5	3.0	3.0	3.0	
	@ 125°C	0.25	-	-	-	0.2	0.25		0.25	0.25
	@ 150°C	-	-		-	7 - S - S - S	-	0.15	-	-
VOLTA	GE TYPES	-				-				
Repetiti	ve Peak Forward and Reverse Voltages			Q-17-17-28		STATE OF THE PARTY				
	25	2N681	C230/2U	C231/3U	-	C228/9U	C35U	C38U	-	-
	50	2N682*	C230/2F	C231/3F		C228/9F	C35F	C38F		
	100	2N683*	C230/2A	C231/3A	2N3870 2N3896	C228/9A	C35A	C38A	-	
	150	2N684		-	-	5000 - SSE	C35G	C38G	-	-
	200	2N685*	C230/2B	C231/3B	2N3871 2N3897	C228/98	C35B	C38B	-	
	250	2N686*	-	-	-	関係が成立	C35H	C38H	-	-
	300	2N687*	C230/2C	C231/3C	-	C228/9C	C35C	C38C	-	-
	400	2N688*	C230/2D	C231/3D	2N3872 2N3898	C228/9D	C35D	C38D	-	-
	500	2N689*	C230/2E	C231/3E	-	C228/9E	C35E	C38E		C137E
	600	2N690	C230/2M	C231/3M	2N3873 2N3899	C228/9M	C35M		2N5204	C137M
	700	2N691	-		-	8 5-16	C35S		-	C137S
	800	2N692	-		-	100 E	-	-	2N5205	C137N
1000	900	-		-	-	- 33	-		-	C137T
	1000	-	-	-	-	-	-	-	2N5206	C137P
	1100	-	-	-		-	-	-	-	C137P
PACKA	1200 GE OUTLINE NO.	107	241 (C232) 2, 3, 4, 5	241 (C233) 2,3,4,5 8 6 (C231)	241 242	251 (C229) 2, 3, 4, 5	107	107	2N5207 107	C137P8







GE TYPI		C45, 46	C147	C50, 52	C150, 152	C60, 62	C350
JEDEC			tres .	2N1909-16 2N1792-98	rail facility	2N2023-30	
	ICAL SPECIFICATIONS					1	
	GE RANGE	25-1200	25-1200	25-1200	500-1300	25-500	500-1300
	RD CONDUCTION	80		***	***	***	100
	Max. RMS on-state current (A) Max. average on-state current € 180°	52	63 40	70	110	70	190
IT(AV)	conduction (A) ⊕ T _C	@75°C	@ 102°C	@ 62°C	@ 80°C	@ 88°C	@ 90°C
IT(AV)	Max, average on-state current for 3 ₀ conduction (A) ⊕ T _C	42 @35°C	36 @ 101°C	62 @65°C	59 @ 87°C	69 6 90°C	95 @ 85°C
TSM	Max. peak one cycle, non-repetitive surge current (A)	800	1000	1000	1600	1000	1600
12t	Max. 12t for fusing for 5 to 8.3 msec (A2 sec)	2600	4150	4150	7000	4000	10,600
VTM	Peak on-state voltage @ 125°C, 180° conduction rated I _T (AV) (V)	2.1	1.4	1.8	2.0	2.0	2.2
Senc	Max. internal thermal resistance, dc, junction-to-case (°C/W)	.4	.35	A	.3	A	.135
q	Typical turn-off time (µsec)	80	125	80	100	80	125
d tr	Typical turn-on time (μsec)	5	5	5	8	5	8
li/dt	Rate-of-rise turned-on current (A/µsec)	100	100	100	200	30	200
rj	Junction operating temperature range (°C)	-40 to 125°C	-40 to 125°C	-40 to 125°C	-40 to 125°C	-65 to 150°C	-40 to 125°
BLOCKI	NG Min. critical rate-of-rise of off-stage			-		-	
lv/dt	Min. critical rate-of-rise of off-stage voltage, exponential @ max. rated T _J (V/µsec)	100	200	200	200	30 TYP.	200
RING	Man annihad anta announced at					-	
GT	Max. required gate current to trigger (mA) @ -40°C	130	300	130	200	125	200
	@ 125°C	40	150	40	125	40	125
/GT	Max. required gate voltage to trigger (V) @ −40°C	3	3.5	3	3	3	3
'GT	Min. required gate voltage to trigger (V) @ -40°C	.25	.25	.25	.15	.25	.15
	SE TYPES		Land and the				
Repeti	itive Peak Forward and Reverse Voltages			Not see			777
	25	C45U C46U	C147U	2N1909 C52U		2N2023 C62U	- 3
	50	C45F C46F	C147F	2N1910 2N1792		2N2024 C62F	
	100	C45A C46A	C147A	2N1911 2N1793		2N2025 C62A	
	150	C45G C46G	C147G	2N1912 2N1794		2N2026 C62G	-
	200	C45B C46B	C147B	2N1913 2N1795	CONSULT	2N2027 C628	-
	250	C45H C46H	C147H	2N1914 2N1796	FACTORY	2N2028 C62H	10-
	300	C45C	C147C	2N1915		2N2029	-
	400	C46C C45D	C147D	2N1797 2N1916		2N2030	-
-	500	C46D C45E	C147E	2N1798 C50E	C150E	C62D C60E	COFFEE
	600	C46E C45M	C147E	C52E C50M	C152E C150M	C62E	C350E C350M
1917	700	C46M C45S	C147M	C52M C50S	C152M C150S		
	800	C46S C45N	C147S	C52S C50N	C152S C150N		C350S
		C46N C45T		C52N C50T	C152N C150T		C350N
	900	C46T C45P	C147T	C52T C50P	C152T C150P		C350T
	1000	C46P C45PA	C147P	C52P C50PA	C150P C152P	92910	C350P
	1100	C45PA C45PB	C147PA	C52PA C52PA	C152PA	1000	C350PA
	1200	C45PB C46PB	C147P8	C50P8 C52PB	C150PB C152PB		C350PB
	1300				C150PC C152PC		C350PC
ACKAG	ЕТУРЕ	%" STUD	%" STUD	%" STUD	%" STUD	%" STUD	%" PRESS PA
	E OUTLINE NO.	108, 109	108.1	109, 108	109, 108	109, 108	280







GE TYP	DE .	C180 -	C180X500	C380	C380X555	C380X500	C390	C391	C501	C502
	RICAL SPECIFICATIONS				0000000	000011000			-	
	GE RANGE	500-1300	100-800	100-1300	100-1200	100-800	500-1300	1300-1800	700-2000	1500-2200
	ARD CONDUCTION									
	Max. RMS On-State Current (A)	235	300	380	450	500	800	800	850	850
IT(AV)	Max, average on-state current @ 180°C conduction (A) @ T _C	150 @ 88° C	255 9 70°C	235 9 80°C	315 @ 80°C	375 @ 70°C	500 @ 50°C	480 Ø 65°C	550 @ 67°C	475 Ø 67°C
I _{T(AV)}	May margos on state success for 2.	135 @ 80°C	225 @ 70°C	180 9 80°C	215 @ 80°C	320 @ 70°C	440 Ø 50°C	420 @ 65°C	525 @ 70°C	400 @ 60°C
ITSM	Max. peak one cycle, non-repetitive surge current (A)	3500	5500	3500	3200	5500	8000	8000	8000	8000
12 t	Max. 1 ³ t for fusing for 8.3 msec (A ³ Sec)	50,000	125,000	50,000	42,000	125,000	265,000	265,00Ó	265,000	265,000
V _{TM}	Peak on-state voltage @ 125°C, 180° conduction, rated I _{T(AV)} (V)	1.7	1.35	1.8	2.3 (+150°C)	1.45	2.0	1.9	1.9	1.9
Rejc	Max. internal thermal resistance, dc, junction-to-case (°C/W)	.14	.14	.095	.95	.095	.06	.06	.06	.06
tq	Typical turn-off time (usec)	250	250	250	75	150	125	200	300	125
to + t,	Typical turn-on time (µsec)	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5	1.5
di/dt	Rate-of-rise of turned-on current (A/µsec)	200	200	200	300	200	500	150	30-75	100
T,	Junction operating temperature range (°C)	-40 to 125°C	-40 ro 125°C	-40 to 125°	C -40 to 150°C	-40 to 125°C	-40 to 125°C	-40 to 125°C	-40 to 125°C	-40 to 125
BLOCK	ING									
dv/dt	Min. critical rate-of-rise of off-state voltage, exponential @ max. rated T _J (V/µsec)	200	200	200	200	200	200	200	(0.8 V _{DRM}) 100	10.8 V _{DRM}) 500
FIRING										
Igt	Max, required gate current to trigger (mA) @ -40°C	200	200	200	200	200	300	300	225	275
·ui	@ 125°C	125	125	125	(@150°C) 125	125	125	126	75	50
V _{GT}	Max, required gate voltage to trigger (V) 8 -40°C	3	3	3	(@150°C) 3	. 3	5	5	6.5	4.5
VGT	Min. required gate voltage to trigger (V) @ 125°C	.15	.15	.15	TYP @ 150°C) .25	.15	.25	.15	.15	.3
	GE TYPES						ELDING		144	
Repetiti	ve Peak Forward and Reverse Voltage			100000000		Mineral Veni				
	100		C180AX500	C380A	C380AX555	C380AX500				
	200	CONSULT	C1808 X 500	C380B	C380BX555	C3808X500	C390B		CONSULT	
	300	FACTORY	C180CX500	C380C	C380CX555	C380CX500	C390C		FACTORY	
	400		C180DX500	C380D	C380DX555	C380DX500	C390D			
	500	C180E	C180EX500	C380E	C380EX555	C380E X500	C390E			
	600	C180M	C180MX500	C380M	C380MX555	C380MX500	C390M			
	700	C180S		C380S	C380SX555		C390S			
	800	C180N		C380N	C380NX555		C390N			
	900	C180T		C380T	C380TX555		C390T			
	1000	C180P		C380P	C380PX555	METAL SECTION	C390P			
	1100	C180PA		C380PA	C380PAX555	DISLESSED	C390PA			Desire
	1200	C180PB		C390P8	C380PBX555		C390P8		C501PB	
	1300	C180PC		C380PC			C390PC	C391PC	C501PC	Section 1
	1400			BEGGG. 550				C391PD	C501PD	70000
	1500			STATE CO				C391PE	C501PE	C502PE
	1600			SECTION 1		STREET, STREET,		C391PM	C105PM	C502PM
	1700			DOM:		No. of the last		C391PS	C501PS	C502PS
	1800			55255005035		NAME OF THE OWNER, OF THE OWNER, OF THE OWNER, OF THE OWNER, OWNER, OWNER, OWNER, OWNER, OWNER, OWNER, OWNER,		C391PN	C501PN	C502PN
	1900			800100000		1201101010		3 18	C501PT	C502PT
	2000			TOTAL PROPERTY.					C501L	C502L
	GE TYPE	%" STUD	N" STUD		K %" PRESS PAK	%" PRESS PAK	PRESS PAK	PRESS PAK	PRESS PAK	PRESS PAR
	GE OUTLINE NO.	110	110	280	280	280	276	276	185	185




PHASE CONTROL SCR's 940 TO 2400 AMPERES



05 707		0.000	0.100		0.001		0.440	0.704	0300	0.000	
GE TYP		C602	C430	C431	C601	C441	C440	C701	C702	C450	C782
	RICAL SPECIFICATIONS	1701 0000	500-1300	500-1300	1100-2000	1300-1800	500-1300	1100-2000	2000-2400	500-1400	2000-240
	GE RANGE	1700-2600	500-1300	500-1300	1100-2000	1300-1800	300-1300	1100-2000	2000-2400	300-1400	2000-240
	RD CONDUCTION	0.40	1000	1000	1100	1100	1400	1950	1950	2400	3000
IT (RMS)		940	700	670	1100 750	1100 800	850	1250	1250	1250	1900
ITIAVI	Max. Average on-state current @ 180 conduction (A) @ T _C	@ 72°C	@ 65°C	Ø 65°C	@ 72 C	@ 65°C	⊚ 75 C 650	@ 70°C	© 70 °C	@ 80°C	@65°C
IT(AV)	Max. average on-state current for 3 ₀ conduction (A) @ T _C	⊕ 80°C	@ 65 C	Ø 65°C	@ 80 C	@ 80°C	⊚ 80 C	© 70°C	@ 80 C	@ 80°C	
ITSM	Max. peak one cycle, non-repetitive surge current (A)	10,000	8,000	8,000	11,000	11,000	13,000	20,000	15,000	28,500	31.500
12 t	Max. 1 ² t for fusing for 8.3 msec. (A ² Sec.)	415,000	265,000	265,000	516,000	500,000	700,000	1,660,000	933,000	3,370,000	
V _{TM}	Peak on-state voltage ⊕ 125°C, 180° conduction, rated I _{T(AV)} (V)	1.9	2.15	2.3	1.5	1.8	1.6	2.0	2.0	1.55	1 43
Reac	Max. internal thermal resistance, dc, junction-to-case (°C/W)	.036	.04 (2000 (bs.)	.04 (2000 lbs)	.041	,04	.04	.023	.023	.025	012
tq	Typical turn-off time (µsec)	125	125	150	175	125	125	125	125	150	200
$t_d + t_r$	Typical turn-on time (µsec)	1.5	1.0	1.0	1.5	1.5	1.5	1.5			
di/dt	Rate-of-rise of turned-on current (A/µsec)	35-75	500	150	80-150	150	800	100	125	500	-
TJ	Junction operating temperature range (°C)	-40 to 125	C -							-	40 to 125
BLOCKI	NG										
dv/dt	Min, critical rate-of-rise of off-state voltage. Exponential ⊕ rated T _j (V/µsec)	500 (.67 V _{DRM})	200	200	200	200	200	200	200	200	300
FIRING											
ат	Max. required gate current to trigger (mA) ⊕ -40°C	275	300	300	275	300	300	275	275	300	
101	⊕ 125°C	75	125	125	75	125	125	50	35	125	35
V _{GT} .	Max. required gate voltage to trigger (V) ⊕ -40° C	4.5	5.0	5.0	4.5	5.0	5.0	5.5	4.5	5.0	
VGT	Min. required gate voltage to trigger (V) @ 125 C	.2	.35	.35	.2	.15	.15	.3	.3	.35	.5
	GE TYPES										
Repetitiv	ve Peak Forward and Reverse Voltages					BOREST.					
	500		C430E	-			C440E			C450E	
	600	-	C430M	55-12		-	C440M			C450M	
	700	-	C430S	-	-	-	C440S	-		C450S	
	800	-	C430N				C440N			C450N	
	900	-	C430T			- 11	C440T	7	-	C450T	
	1000		C430P			In the late	C440P	-	-	C450P	
	1100		C430PA		C601PA		C440PA	C701PA	-	C450PA	
	1200		C430PB		C601PB	-	C440PB	C701PB		C450PB	
	1300	-	C430PC	C431PC	C601PC	C441PC	C440PC	C701PC		C450PC	
	1400	-	-	C431PD	CSO1PD	C441PD		C701PD		C450PD	
	1500	-	-	C431PE	C601PE	C441PE		C701PE			
	1600	-	-	C431PM	C601PM	C441PM		C701PM			
	1700	C602PS	-	C431PS	C601PS	C441PS		C701PS		-	
	1800	C602PN	77.	C431PN	C601PN	C441PN		C701PN			
	1900	C602PT	-	-	C601PT	-	-	C701PT		-	-
	2000	C602L	-		C601L	-	-	C701L	C702L	-	C782L
No.	2100	C602LA	-	-	-	200	7 =	-	C702LA	-	C782LA
	2200	C602LB	-	-	-		-	-	C702LB	-	C782L8
	2300	C602LC	-					-	C602LC	-	C782LC
	2400	O802LD	-	- (4)					C702LD		C782LD
	2500	C602LE	7					-		-	-
	2600	C802LM	-	ALC:	-	ALC: N		100-00			
PACKA	GE TYPE	PRESSPAK	PRESSPAK	PRESSPAK	PRESSPAK	PRESSPAK	PRESSPAK	PRESSPAK	PRESSPAK	PRESSPAK	PRESS PA
PACKA	GE OUTLINE NO.	277	307	307	277	276	276	276.1	276.1	308	CF

INVERTER SCR's SELECTOR GUIDE



SCR's in this use category are characterized for turn-off time (commutation speed) capability and other speed characteristics. When designing for speed, the parameter trade offs must be carefully weighed. Thus the large matrix of speed, current and voltage capability for inverter SCR's. As the name implies, major applications for these devices are DC/AC inverters. Additionally, they are used in cycloconverters and other pulse applications requiring high speed capability.















GE TYP	E	C124	C234, C235	C138 ⁽¹⁾	C139	C140	C141	C144
JEDEC			-	-		2N3649-53	2N3654-58	
	ICAL SPECIFICATIONS	50-600	50-600	500-800	500-800	50-400	50-400	500-800
	GE RANGE RD CONDUCTION	00-000	30-000	300-800	300-000	00-400	00-400	500.000
-	Man DMC on state suspens Q T a					00	nr.	- 00
T(RMS)	65°C, 50% duty (A)	8	25	35	35	35	35	35
	1 KHz	-	25	26	26	26	26	35
	5 KHz 10 KHz	-	-	22	22	26	26	32
_	Max. peak one cycle, non-repetitive	-		18	18			-
ITSM	surge current (A)	90	250	200	200	200	200	200
12t	Max. 1 ² t for fusing @ < 1.5 msec. (A ² Sec.)	27	220	165	165	165	165	165
R _B JC	Max. internal thermal resistance, dc, iunction-to-case (°C/W)	1.8	1.0	1.0	1.0	1.7	1.7	1.0
td + tr	Typical turn-on time (µsec)		3.0	3.1	3.1	3.1	3.1	3.1
tq	Max. turn-off time @ rated voltage and Τ (μsec) 20V/μsec reapplied	20	20	-	-		-	180-
	© 200V/µsec reapplied			10	10	15	10	15
di/dt	Critical rate-of-rise of on-state current (A/µsec)	100	40	100	100	400	400	100
T _J Junction operating temperature range (°C)		-40 to 100	1 -40 to 100	-65 to 125	-65 to 125	-65 to 125	-65 to 125	-65 to 1:
BLOCK								
Min. critical rate-of-rise of off-state voltage exponential to rated V _{DRM} @ Max, rated T _J (V/µsec)			20	200	200	200	200	200
FIRING								
IGT	Max. required gate current to trigger (mA) @ -65°C		a de la companya de l	500	500	500	500	450
	@ −40°C	40	80		-		-	-
	@ 25°C	25	40	180	180	180	180	150
V _{GT}	Max. required voltage to trigger (V) @ -65°C	-	-	4.5	4.5	4.5	4.5	4.0
	@ −40°C	2.0	2.0		-		-	- 1
	@ 25°C	1.5	1.5	3.0	3.0	3.0	3.0	2.5
V _{GT}	Min. required voltage to trigger (V) ⊚ 100°C	0.2	0.2	-		-	-	
	@ 125°C		-	0.25	0.25	0.25	0.25	.03
	GE TYPES							
Repetition	re Peak Forward and Reverse Voltages					1550150		
-			C234F			C140F	C141F	
	50	C124F	C235F	H1000		2N3649	2N3654	Mark to
	100	C124A	C234A C235A			C140A 2N3650	C141A 2N3655	
=1110	200	C124B	C234B C235B		DE VITAR	C140B 2N3651	C1418 2N3656	
(gili	300	C124C	C234C C235C		A. LES	C140C 2N3652	C141C 2N3657	
	400	C124D	C234D C235D			C140D 2N3653	C141D 2N3658	
500 600		C124E	C234E C235E	C138E10 C138E20	C139E10 C139E20			C144E15 C144E30
		C124M	C234M C235M	C138M10 C138M20	C139M10 C139M20			C144M1E C144M30
	700	(ALEXA)	OZOUNI	C138S10 C138S20	C139S10 C139S20			C144S15 C144S30
	800			C138N10 C138N20	C139N10 C139N20			C144N1E C144N30
PACKAG	GE OUTLINE NO.	230.2	241 (C235) 242, 3, 4, 5, & 6 (C234)	107	107	107	107	107

GENERAL ELECTRIC THYRISTOR AND DIODE CONDENSED SPECIFICATIONS



GE TYP	E	C48/C148		C154/C156	C155/C157	C158/C159	C164/C165	C354/C355	C358
	RUCTION	ALL DIFFUSED	ALL	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYIN GATE
	RICAL SPECIFICATIONS								
	GE RANGE	600-1200	100-600	100-600	100-600	500-1200	600/800	100-600	500-1200
FORWA	ARD CONDUCTION	_		-	-	-			
IT (RMS	Max. forward conduction sinusoidal © T _C = 65°C, 50% duty (A)								
	@ 60 Hz	110/63	110/63	110	110	110	110	270	225
	@ 600 Hz	110/63	110/63	110	110	110	110	250	225
	@ 1200 Hz	110/63	110/63	110	110	110	110	225	225
	@ 2500 Hz	70/63	110/63	80	80	100	110	150	175
	@ 5000 Hz	55/63	65/63	THE WAR	110	90	110	-	100
ITSM	Max. peak one cycle, non-repetitive surge current (A) Max. 12t for fusing for 8.3 msec.	700	1000	1800	1800	1600	1800	1800	1600
12 t	(A2 sec)	2000	4150	13,500	13,500	10,500	13,500	13,500	10,500
R∂JC	Max. thermal Impedance (°C)	.35	.35	.3	.3	.3	.3	.13	.135
td + tr	Typical turn-on time (μsec)	2	2	2	2	5	2.0	2	5
tq	Turn-off time @ rated voltage and T _J V _R = 50V min. (μsec) @ 20V/μsec reapplied	30/40	10/20	10	20	30	1000	10/20	30
	@ 100V/μsec reapplied	-	-	-	2	35	1119/49/11	_	35
	@ 200V/µsec reapplied		-	10200	_	40	10/20		40
di/dt	Critical rate-of-rise of on-state	100	100	100	100	500	500	100	500
Tj	current (A/μsec) Junction operating temperature range (°C)					10 to 125°C —			
BLOCK		-	-	-		0 10 125 0			
dv/dt	Critical rate-of-rise off-state voltage exponential to rated VDRM @ Max. T (V/µsec)	200	200	200	100	200	200	200, 100	200
FIRING				2000		MICH CONTRACTOR		100000	
IGT	Max, required gate current to trigger (mA) 9 -40°C	300	300	200	200	300	400	200	300
	⊕ 125°C	125	125	120	120	125	175	120	125
VGT	Max. required voltage to trigger (V) @ -40°C	3.5	3.5	5	5	5	5	5	5
	@ 125°C (Min.)	.25	.25	.15	.15	.15	.15	.25	.15
	GE TYPES								
Repe	stitive Peak Forward and Reverse Voltages	The same		10000				200000000000000000000000000000000000000	
	100		C49A C149A	C154A C156A	C155A C157A		C164A C165A	C354A C355A	
and the same	150	gjesalis	C49G	C154G	C155G		AND ELLIS	C354G	1
-			C149G C49B	C156G C154B	C157G C155B	(C)	C164B	C355G C354B	
	200	SPILE	C149B	C156B	C1578		C165B	C355B	
	300		C49C C149C	C154C C156C	C155C C157C		C164C C165C	C354C C355C	
	400	HAT - 550	C49D	C154D	C155D	Harris and the	C164D	C354D	8
	500	The second second	C149D C49E	C156D C154E	C157D C155E	C158E	C165D C164E	C355D C354E	C358E
	600	CARM	C149E C49M	C156E	C157E	C159E	C165E C164M	C355E C354M	
		C148M	C149M	C156M	C157M	C158M C159M	C165M	C355M	C358M
	700	C48S C148S		- 6500		C158S C159S	C165S		C358S
	800	C48N C148N		BAR		C158N C159N	C165N	BELLE	C358N
	900	C48T C148T		1		C158T C159T			C358T
	1000	C48P C148P		- REEL		C158P C159P			C358P
	1100	C48PA C148PA				C158PA C159PA			C358PA
	1200	C48PB C148PB				C158P8 C159P8		MEDICAL PROPERTY.	C358PB
	GE TYPE	%"/%" STUD		100000000000000000000000000000000000000	%" STUD	%" STUD	%" STUD	%"	36"





GE TY	PE	C184/C185	C364	C365	C384/C385
CONST	TRUCTION	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE
ELEC1	RICAL SPECIFICATIONS				OF STREET
VOLT	AGE RANGE	600/800	100-600	100-800	100-800
FORW	ARD CONDUCTION				
IT (RM	Max. forward conduction sinusoidal © T _C = 65°C, 50% duty (A)				Della S
	@ 60 Hz	300	275	275	450
	@ 600 Hz	250	275	275	500
	@ 1200 Hz	250	270	270	500
	@ 2500 Hz	245	200	200	400
	@ 5000 Hz	170	140	140	250
ITSM	Max. peak one cycle, non-repetitive surge current (A)	3500	1800	1800	3500
12t	Max. 12t for fusing for 8.3 msec. (A2 sec)	50,000	13,500	13,500	50,000
RAJC	Max. thermal impedance (°C/W)	.15	.135	.135	.095
$t_d + t_r$	Typical turn-on time (µsec)	2	2	2	2
tq	Turn-off time @ rated voltage and T _J V _R = 50 volts min. (μsec) @ 20V/μsec reapplied				
	@ 100V/µsec reapplied			PARTIE STATE	
	@ 200V/µsec reapplied	10-20	10	20	10-20
di/dt	Critical rate-of-rise of on-state current (A/µsec)	800	800	800	800
TJ	Junction operating temperature range (°C)	-40 to 125°C	-40 to 125°C	-40 to 125°C	-40 to 125°C
BLOCK	ING				Two VI
dv/dt	Min. critical rate-of-rise off-state voltage exponential to rated V _{DRM} @ Max. Τ _J (V/μsec)	200	200	200	200
FIRING					
IGT	Max. required gate current to trigger (mA) @ -40°C	500	400	400	500
	@ 125°C	250	175	175	250
VGT	Max. required voltage to trigger (V) @ -40°C	5	5	-5	5
	@ 125°C (Min.)	.15	.15	.15	.15
VOLTA	GE TYPES				
Repe	etitive Peak Forward and Reverse Voltages				
	100	C184A/C185A	C364A	C365A	C384A/C385A
	200	C184B/C185B	C364B	C3658	C384B/C385B
	300	C184C/C185C	C364C	C365C	C384C/C385C
	400	C184D/C185D	C364D	C365D	C384D/C385D
	500	C184E/C185E	C364E	C365E	C384E/C385E
	600	C184M/C185M	C364M	C365M	C384M/C385N
	700	C185S		C365S	C385S
	800	C185N		C365N	C385N
	900				
	1000			Seatler Seatle	
	1100				(0100
	1200				Sept.
	GE TYPE	%" STUD	WII DDECCOAK	WMDDECCDAK	%"PRESS PAR
ACKA					



INVERTER SCR's 490 TO 650 AMPERES

	E	C387	C388	C397	C398	C392	C393
CONST	RUCTION	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	GATE GATE
	RICAL SPECIFICATIONS			-			
	GE RANGE	500-1200	500-1200	500-1200	500-1200	100-700	100-600
FORWA	RD CONDUCTION	-				-	
IT (RMS	Max. forward conduction sinusoidal © T _C = 65°C, 50% duty (A) © 60 Hz	490	490	650	650	490	490
	@ 600 Hz	440	440	610	610	440	440
	@ 1200 Hz	250	250	400	400	250	250
	© 2500 Hz	175	175	250	250	110	110
	@ 5000 Hz	60	60	150	150	-	-
ITSM	Max. peak one cycle, non-repetitive surge current (A)	5500	5500	7500	7500	5500	5500
I2t	Max. 12t for fusing for 8.3 msec. (A2 sec)	120,000	120,000	230,000	230,000	100,000	100,000
RAJC	Max. thermal impedance (°C/W)	.06	.06	.06	.06	.06	.06
td + tr	Typical turn-on time (µsec)	2	2	2	2	2	2
tq	Turn-off time @ rated voltage and T _J V _R = 50 V min. (μsec) @ 20V/μsec reapplied	30 Typ.	20 Typ.	40 Typ.	30 Typ.	10 Typ.	15 Typ.
	@ 100V/µsec reapplied	35	25	50	35	12	18
	@ 200V/µsec reapplied	40	30	60	40	14	20
di/dt Critical rate-of-rise of on-state current (Α/μsec)		500	500	800	800	800	800
T _J Junction operating temperature range (°C)		-40 to +125°C	-40 to +125°C	-40 to +125°C	-40 to +125°C	-40 to +125°C	-40 to +125°
BLOCK	ING						Barrier no.
dv/dt	Min. critical rate-of-rise off-state voltage exponential to rated V _{DRM} ⊕ Max. T _J (V/μsec)	200	200	200	200	200	200
FIRING							ANTHOR
IGT	Max, required gate current to trigger (mA) @ -40°C	300	300	300	300	400	400
	@ 125°C	125	125	125	125	150	150
VGT	Max. required voltage to trigger (V) @ -40°C	5	5	5	5	5	5
	@ 125°C (Min.)	.15	.15	.15	.15	.15	.15
VOLTA	GE TYPES						
Repe	titive Peak Forward and Reverse Voltages						
	100					C392A	C393A
	200			MANAGER AND		C392B	C393B
	300	I STATE OF THE PARTY OF THE PAR				C392C	C393C
	400					C392D	C393D
	500	C387E	C388E	C397E	C398E	C392E	C393E
- Inc	600 700	C387M	C388M C388S	C397M C397S	C398M C398S	C392M	C393M
	800	C387S	C388S	C3978	C398S		-
-	900	C387T	C388T	C397N	C398N		
-	1000	C387P	C388P	C3971	C398P		-
-	1100	C387PA	C388PA	C397PA	C398PA		-
	1200	C387PB	C388PB	C397PB	C398PB		
DAGKA	GE TYPE	1"PRESSPAK	1"PRESSPAK	SUBDECCBAN	1" PRESS PAK	1" PRESSPAK	

INVERTER SCR's 575 TO 1000 AMPERES

GE TY	PE	C376/C377/C378	C394/C395	C434/C453	C438/C436	C444/C445	C447/C448
	RUCTION	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE
	RICAL SPECIFICATIONS						AT DEC.
	AGE RANGE	500-1400	100-700	100-700	500-1200	100-700	500-1200
FORW	ARD CONDUCTION						
I _T (RMS	Max. forward conduction sinusoidal © T _C = 65°C, 50% duty (A)						
	@ 60 Hz	1000/1050/1050	700	975	750/575	1000	900
	⊚ 600 Hz	1000/1200/1100	700	1050	585/400	1000	900
	⊚ 1200 Hz	1000/1100/1050	650	800	425/275	1000	900
	@ 2500 Hz	975/1050/1000	450	500	200/150	1000	850
	@ 5000 Hz	800/975/850	300	270		850	615
ITSM	Max. peak one cycle, non-repetitive surge current (A)	6000/7500/7000	8,000	8,000	7,500/5,500	12,000	10,000
12 t		@ 1.5 milliseconds 54,000/85,000/72,500	250,000	250,000	230,000/ 120,000	600,000	415,000
R _{UJC}	Max. thermal impedance (°C/W)	.06	.06	.04	.04	.04	.04
$t_d + t_r$	Typical turn-on time (µsec)	2.0	2.0	2.0	2.0	2.0	2.0
tq	Turn-off time @ rated voltage and T _J V _R = 50 V min. (µsec) @ 20V/µsec reapplied	-	10/15 Typical	10/15	30/20	-	T E
	@ 200V/µsec reapplied	20/40/30	14	14/20	40/30	10/20	- 1
	@ 400V/μsec reapplied		_	100 m	_	15	40/25
di/dt Critical rate-of-rise of on-state current (A/µsec)		800	800	500	500	800	800
T.	Junction operating temperature range (°C)	-40 to 125°C	-40 to 125°C	-40 to 125°C	-40 to 125°C	-40 to 125°C	-40 to 125°
BLOCK	ING						
dv/dt	Min. critical rate-of-rise of off-state voltage, exponential to rated V _{DRM} @ Max. T _J (V/µsec)	200	200	200	200	200	400
FIRING							DECLIN
IGT	Max. required gate current to trigger (mA) @ -40°C	@ +25°C 250	400	400	400	400	400
	@ 125°C	150	150	150	150	150	150
V _{GT}	Max, required voltage to trigger (V) ⊗ -40°C	5	5	5	5	5	5
		.15	.15	.15	.15	.25	.25
	IGE TYPES						
Repetiti	ive Peak Forward and Reverse Voltages						
	100		C394/C395A	C434/C435A		C444/C445A	
	200		C394/C395B	C434/C435B		C444/C445B	
	300		C394/C395C	C434/C435C	04	C444/C445C	
	400		C395/C395D	C434/C435D		C444/C445D	
	500	C376/C377/C378E	C394/C395E	C434/C435E	C438/C436E	C444/C445E	C447/C448E
Annah II	600	C376/C377/C378M	C394/C395M	C434/C435M	C438/C436M	C444/C445M	C447/C448N
	700	C376/C377/C378S	C394/C395S	C434/C435S	C438/C436S	C444/C445S	C447/C4488
	800	C376/C377/C378N			C438/C436N	Honor Control	C447/C448N
	900	C376/C377/C378T		Hard Barrier St.	C438/C436T		C447/C4481
	1100	C376/C377/C378P			C438/C436P	25 10 10 10 10 10	C447/C448P
-		C376/C377/C378PA		Harris III	C438/C436PA		C447/C448P
	1200	C376/C377/C378PB			C438/C436PB	-	U447/U446P
	1300	C376/C377/C378PC					
	1500	C376/C377/C378PD				1000	-
-	1600						
-	1700			,			
	1800				-	Carlo	
DACKA	GE TYPE	1" PRESS PAK	1" PRESS PAV	W"PRESS PAR	%" PRESS PAK	1" PRESS PAK	1" PRESS PA
FALRA	GE OUTLINE NO.	PRESS PAR	, THESS PAK	" LILEGOLAK	. THEOUTAN	276	276




INVERTER SCR's 800 TO 1500 AMPERES



GE TYP	PE	C648	C612	C613	C712	C457
CONST	RUCTION	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYING GATE	AMPLIFYIN GATE
ELECT	RICAL SPECIFICATIONS			of Service		
VOLTA	GE RANGE	500-1200	1500-2000	1500-2000	1500-2000	500-1400
FORWA	ARD CONDUCTION					
IT(RMS	Max. forward conduction sinusoidal © T _C = 65°C, 50% duty (A)					
	@ 60 Hz	1150	1000	800	1500	2000
	⊕ 600 Hz	1150	1000	800	1500	1800
	@ 1200 Hz	1150	1000	800	1500	1500
	@ 2500 Hz	1100	1000	750	1500	750
	@ 5000 Hz	960	-	675	1100	-
I _{TSM}	Max. peak one cycle, non-repetitive surge current (A)	10,000	9000	6500	20,000	18.700
12 t	Max. 1 ² t for fusing for 8.3 msec. (A ² sec)	415,000	310,000	170,000	1,660,000	1,451,000
Rejc	Max, thermal impedance (°C/W)	.04	.04	.04	.023	.023
td + tr	Typical turn-on time (usec)	2.5	2.0	200	-	10000 - 1000
tq	Turn-off time ⊕ rated voltage and T _J V _R = 50V min. (µsec) ⊕ 20V/µsec		-		-	-
	© 200V/µsec reapplied	_	-	40	50	40
	© 400V/µsec reapplied	40	60	40	-	-
di/dt	Critical rate-of-rise of on-state current	800	500	500	800	500
T _J Junction operating temperature range (°C)		-40 to 125°C	-40 to 125°C	-40 to 125°C	-40 to 125°C	-40 to +125
BLOCK						
dv/dt	Min. critical rate-of-rise of off-state voltage exponential to rated V _{DRM}	400	200	400	500	400
FIRING						TELEVISION
IGT	Max. required gate current to trigger (mA) @ -40° C	350	200	200	200	-
	⊕ 125°C	100	125	30	30	150
V _{GT}	Max, required voltage to trigger (V) ⊕ -40° C	5	5	5	5	5
	@ 125°C (Min.)	.15	.3	.3	.3	5
VOLTA	GE TYPES			The second		
Repetiti	ve Peak Forward and Reverse Voltages			IN ROSE		
	100	-	-	100 - 17 (P)	-/10	
	200		-		-	100 E-0
	300		-			District The second
	400	- 1	-		-	MERCH
	500	C648E			-	C457E
	600	C648M	-		-	C457M
	700	C648S	-	-	-	C457S
200	800	C648N	-	-		C457N
	900	C648T	-	4 10		C457T
	1000	C648P			-	C457P
11.5.7	1100	CS48PA	-	-	-	C457PA
	1200	C648P8	-	BOOK TO K	-	C457P8
	1300	Sec 1150	-		-	C457PC
	1400	-	-	-	-	C457PD
	1500	District Chicago	C612PE	C613PE	C712PE	-
	1600	-	C612PM	C613PM	C712PM	-
	1700	-	C612PS	C613PS	C712PS	100
	1800	3000 - CHO	C612PN	C613PN	C712PN	
	1900		-	C613PT	C712PT	-
	2000		-	C613L	C712L	100 m
	CE TYPE	4" ODESS DAY	1" PRESS PAK	1" DDECC DAY	1" DDECC BAN	PRESS PA
PACKA	DETTTE	I PRESS PAR	I PHESS PAR	I PREGO PAN	I PRESS PAR	


HEAT EXCHANGER MODULES for



	CELL DATA		180	O° CONDUCT	ION, LIQUII	D COOLED AT 40°C
	MAX. VOLTS	SINGLE	AVERAGE	CURRENT PE	ER CELL	RMS CURRENT FOR SWITCH
CELL NO.	PER CELL	SURGE AMPS	G6/G14/G15 (1 GPM)	G11 (1 GPM)	G18 (2 GPM)	G9/G10/3N221/3N222/G16 (1 GPM)
A390	1500	7,000	600	-	-	1007 -
A430	1500	10,000	1100	- 50	-	
A540	2400	12,000	1150	-	-	-
A570	600	18,000	1500	-	-	-
C350	1300	1,600	190	190	-	100 -
C380	1300	3,500	260	260	-	-
C390	1300	8,000	500		-	-
C391	1800	8,000	450	-	-	-
C398	1200	7,500	450	-	-	The Part of the Control of the Contr
C440	1300	13,000	760	-	840	-
C441	1800	11,000	640	-	700	-
C444/5	600	12,000		-	540°	-
C447/8	1200	10,000		-	445*	_
C450	1300	28,500	-	-	1470	-
C451	1800	20,000		_	1140	_
C458	1400	18,700	10 Hot 2 (1984)	000000	1110*	
C501	1700	8,000	550	_	-	1500
C502	2000	8,000	475	-	-	_
C602	2600	10,000	525	_	590	1600
C613	2000	6,500	-	-	510*	-
C648	1200	10,000		-	680*	
C701	2000	18,000	-	-	-	3000
C702	2400	16,000		-	900	2500
C712	2000	18,000	-	-	950*	_

*1 KHz, 50% Duty Cycle.

TRIAC SELECTOR GUIDE



TRIAC TRIGGERS

The ST2 (diac) is a silicon bi-directional diode which may be used for triggering triacs or SCR's. It has a three layer structure with negative resistance switching characteristics in both directions.

The ST4 is an asymmetrical AC trigger integrated circuit for use in triac phase control applications. This device reduces the snap-on effects that are present in conventional trigger circuits by eliminating control circuit hystersis. This performance is possible with a single RC time constant where as a symmetrical circuit of comparable performance would require at least three more passive components.

	Switchin	Switching Voltage		Switching Voltage		Pulse Output	Backers
GE Type	Min. (V)	Max. (V)	Min. (V)	Max. (V)	Max. (µA)	Min. (V)	Package Outline No.
ST2	281	361	28	36	200	3.0	В,
ST4	7	9	14	18	80	3.5	A

For ST2, V₅₂ = V₅ ± 10%





TRIACS — ENCAPSULATED PACKAG POWER GLAS™ PASSIVATED PELLETS



			TO-92	POWER TA	втм	ISOLATED	POWER PAG	TM			NON-ISOLA	TED POWER	PACTM		
	A LEGISLA	and working										No.			SC15
GE TY	RICAL SPECIFICAT	o we	SC 92	SC136	SC116	SC140	SC142	SC147	SC148	SC150	SC141	SC143	SC146	SC149	SC18
	GE CHARACTERIST														-
	Repetitive Peak Off		-	-	-					-	_				
VDHM	T _C = -40°C to +10 50 V	o'c	SC92F			13									
	100 V		SC92A	SC136A		-		12	-			-	-	-	
	200 V		SC928	SC1368	SC116B	SC1408	SC1428	SC147B	SC148B	SC1508	SC1418	SC1438	SC146B	SC1498	SC151
	400 V		SC92D	SC136D	SC116D	SC140D	SC142D	SC147D	SC148D	SC1500	SC141D	SC143D	SC1460	SC149D	SC151
	500 V		- 00010	-	SC116E	SC140E	SC142E	SC147E	SC148E	SC150E	SC141E	SC142E	SC146E	SC149E	SC151
	600 V	150	-	-	SC116M	SC140M	SC142M	SC147M	SC148M	SC150M	SC141M	SC142M	SC146M	SC149M	SC151
VTM	Max. On-State Volt	age at Peak of	1.5			1.70			1.48		1.83	1.56	1.68	1.65	1.50
	RMS Current Ratio		1.5	1.8	1.63	1.70	1.75	1.50	1.48	1.52	1.63	1,30	1,00	1.95	1,04
	NT CHARACTERIST														
TIRMS			.8	3	8	6.5	8	10	12	15	- 6	8	10	12	15
TCIMA	Max. Case Tempera RMS Current (C)	ture at Rated	60	65	32	80	80	80	80	75	80	80	80	75	80
ITSM	Max. Peak One Cy Surge Current (A): Ø 50 Hz	de Non-Repetitive										1			
			5.5	-	90	74	104	104	110	110	74	110	110	110	110
	Ø 60 Hz		6.0	30	100	80	110	110	120	120	80	120	120	120	120
LDRM		nt at T _C = 25°C (mA)	0.1	.01	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1
lH.	Max. DC Holding C	urrent (mAde)													
	0 +25°C		20	50	50	50	50	50	50	50	50	50	50	50	50
	@ -40°C		-	100	100	100	100	100	100	100	100	100	100	100	100
L	Mex. DC Letching (100000												
	@ TC = +25°C	MT2+ Gats+	-	50	100	100	100	100	100	100	100	100	100	100	100
		MY2 Gate		50	100	100	100	100	100	100	100	100	100	100	100
		MT2+ Gate-		100	200	200	200	200	200	200	200	200	200	200	200
	@ TC = -40°C	MT2+ Gate+	LAND TO A	100	200	200	200	200	200	200	200	200	200	200	200
		MT2 - Gate -	-	100	200	200	200	200	200	200	200	200	200	200	200
		MT2+ Gate -	100	200	400	400	400	400	400	400	400	400	400	400	400
BLOCK															
dv/dt	Typical Static dv/di Gate Open Circuite Ø T _C = 100°C	at Rated V _{ORM} d (V/µsec)			150	100	150	150	200	250	100	150	150	200	200
	0 T _C = 110°C		10	50	700	100		100	200		100	-	-	-	-
	Min. Commutating	dv/dt at Rated VORM		-		-									
dv/dt _{ici}	and di/dt = (0.54) I Gate Open Circuite	TIRMS) A/msec.	2		4	4	- 4	4	4	4	4	4	4		4
TRIGG															
fat	to Yrigger, @ V _D =	Sate Current (mAde) 12 Vdc	5000								32 37				
	@ TC = +25°C	MT2+ Gate+	10	25	50	50	50	50	50	50	50	50	50	50	50
		MT2 - Gate -	10	25	50	50	50	50	50	50	50	50	50	50	50
		MT2+ Gate-	10	25	80	50	50	50	50	50	50	50	50	50	50
	@ T _C = .40°C	MT2+ Gate+		50	80	80	80	80	80	80	80	80	80	80	80
		MT2 - Gate -	-	50	80	80	80	80	80	80	80	80	80	80	80
		MT2+ Gate-	-	50	130	80	80	80	80	80	80	80	80	80	80
V _{GT}	Max. Required DC Trigger, MT2+ Gate MT2+ Gate @ V	+ MT2- Gate-							-						
	@ Tc = +25°C		2.0	2.0	2.5	2.5	2.5	2.5	2.5	2.6	2.5	2.5	2.5	2.5	2.5
	0 Tc = -40°C		-	3.0	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5	3.5
MECHA	NICAL SPECIFICAT	IONS					1000								9.0
	GE OUTLINE NO.		1.2	The same	100000	-	-	-			Chicago Chicago		or to be designed		
	Non-Isolated Tab			173.1	173.2	-	-		-		230.2	230.2	230.2	230.2	230.
	Isolated Tab		-	-	-10-5	315	315	315	315	315	200.2		*****	200.2	230.

GENERAL ELECTRIC THYRISTOR AND DIODE CONDENSED SPECIFICATIONS



	STUD/TO-3 FLANGE	SC160	SC240	SC245	SC250	SC260	SC265
GE TYP	PRESS-FIT	THE REAL PROPERTY.	SC241	SC246	SC251	SC261	SC266
ELECTE	RICAL SPECIFICATIONS						
VOLTA	GE CHARACTERISTICS						
V _{DRM}	Repetitive Peak Off-State Voltage @ T _C = -40°C to +100°C					REAL PROPERTY.	
	200 V	SC160B	SC240/18	SC245/6B	SC250/1B	SC260/1B	SC265/68
	400 V	SC160D	SC240/1D	SC245/6D	SC250/1D	SC260/1D	SC265/60
	500 V	SC160E	SC240/1E	SC245/6E	SC250/1E	SC260/1E	SC265/6E
	600 V	3C160M-	SC240/1M	SC245/6M	SC250/1M	SC260/1M	SC265/6N
V _{TM}	Max. On-State Voltage at Peak of	1.58	1.83	1.65	1.65	1.58	1.38
	RMS Current Rating (V)	1.50	1.83	1.65	1.05	1.58	1.38
	NT CHARACTERISTICS						
IT(RMS)	Max. RMS On-State Current (A)	25	6	10	15	25	40
TCIMAX	Max. Case Temperature at Rated RMS Current (°C) for						
	Non-Isolated Stud/Press-Fit		82	80	86	80	81
	Isolated Stud/Non-Isolated TO-3 Flange		80	78	83	75	74
	Isolated TO-3 Flange	65	79	76	80	71	68
I _{TSM}	Max. Peak One Cycle Non-Repetitive Surge	100000000000000000000000000000000000000				DESCRIPTION AND ADDRESS.	
TSM	Current (A) @ 50 Hz	230	74	90	90	230	275
	⊚ 60 Hz	250	80	100	100	250	300
IDRM	Max. Leakage Current at T _C = 25°C (mA)	.1	0.1	0.1	0.1	0.2	0.2
I _H	Max. DC Holding Current (mAdc)			REPORT OF THE		TERMS IN	
	@ T _C = +25°C	75	50	50	50	75	75
	@ T _C = -40°C	150	100	100	100	150	150
IL.	Max. DC Latching Current (mAdc)						
	@ T _C = +25°C MT2+ Gate+	100	100	100	100	100	100
	MT2 - Gate -	100	100	100	100	100	100
	MT2+ Gate -	200	200	200	200	200	200
	@ T _C = -40°C MT2+ Gate+	200	200	200	200	200	200
	MT2 - Gate -	200	200	200	200	200	200
	MT2+ Gate -	400	400	400	400	400	400
BLOCKI							
dv/dt	Typical Static dv/dt at Rated V _{DRM} Gate Open Circuited (V/µsec)	150	100	150	250	150	150
	Min. Commutating dv/dt at Rated VDRM					100000000000000000000000000000000000000	
$dv/dt_{\{c\}}$	and di/dt = (0.54) I _{T(RMS)} A/µsec, Gate Open Circuited (V/µsec)	5	4	4	4	5	5
RIGGER							
NIGGER	Max. Required DC Gate Current			The second second		Telephone Co.	
I _{GT}	to Trigger, MT2+ Gate+, MT2- Gate-, MT2+ Gate-, @ V _D = 12 Vdc (mAdc)						
	@ T _C = +25 C	50	50	50	50	50	80
	⊕ T _C = -40°C	80	80	80	80	80	120
V _{GT}	Max. Required DC Gate Voltage to Trigger, MT2+ Gate+, MT2- Gate-, MT2+ Gate-, @ V _D = 12 Vdc						
	@ T _C = +25°C	2.6	2.5	2.5	2.5	2.5	2.5
	@ T _C = -40°C	3.5	3.5	3.5	3.5	3.5	3.5
MECHA	NICAL SPECIFICATIONS		100				
	GE OUTLINE NUMBER	317	241 (SC241) 242, 3, 4, 5, & 6 (SC240)	241 (SC241) 242, 3, 4, 5, & 6 (SC240)	241 (SC241) 242, 3, 4, 5, & 6 (SC240)	251 (SC261) 252, 3, 4, 5 & 6 (SC260)	251 (SC26) 252, 3, 4, 5 & 6 (SC260



From General Electric New Transient Protection Manual

New 136-page manual combines, in one publication, theory, knowledge and experience relating to transient cause, detection and protection accumulated by General Electric scientists and engineers. . .includes a comprehensive selection guide and product specification sheets for determining the optimum GE-MOV® II Varistor.

Copies are available from OEM sales offices and distributors listed in the back.





GE-MOV® II is the latest result of General Electric's continuing product improvement program on metal oxide varistor technology. Improved process methods now guarantee a product with significantly higher energy capability and, in most instances, an improved voltage clamp characteristic as compared to the original GE-MOV® Metal Oxide varistor specifications.


GE-MOV® II zinc oxide varistors are voltage dependent, symmetrical resistors which perform similar to back-to-back zener diodes in circuit protection and offer advantages in performance and economics. When exposed to high energy voltage transients, the varistor impedance changes from a very high standby value to a very low conducting value thus clamping the transient voltage to a safe level. The energy of the incoming high voltage pulse is absorbed by the GE-MOV® II varistor, protecting voltage sensitive components against damage. ponents against damage.

FEATURES:

- Excellent Clamp Ratio
- Fast Response Time (<50 ηsec.)
- Low Standby Power Drain · No Follow-On Current

BENEFITS:

Protects equipment against malfunction and failures caused by transient voltage spikes.



SPECIAL PRODUCTS FOR SPECIAL APPLICATIONS

Popular Radial Lead Package
 Line Voltage Circuits

• > 1000 V Capability

- Axial Lead Package
- Automatic Insertion • Economical
- EMI/RFI Filtering
- Contact Protection

- Popular Radial Lead Package
- Lower Voltage Operation
- Logic Protection
 Power Supplies
- Automobile Electronics
- Telecommunications

- Quick Connect Terminal
 NEMA Creep and Strike Distance
- L SERIES
 - Low Thermal Resistance Package

HE SERIES

Isolated Baseplate Power Package

Rigid Mountdown Power Package

- Rigid Terminals
- NEMA Creep and Strike Distance
- High Horsepower Motor Protection
 High Current SCR Protection

PEAK		MAXIMUM STEADY-STATE APPLIED VOLTAGE	
PULSE CURRENT (Amps)	(Joules)	VOLTS - AC RMS 15 38 75 95 130 150 275 290 420 480 550 575 1000 VOLTS - DC 20 40 60 80 100 120 140 160 180 200 300 400 500 600 700 800	PACKAGES
40-100	0.13-	MA SERIES 18-264 VRMS 23-365 VDC	
250-4000	0.5- 25	Z SERIES 10-115 VRMS 14-153 VDC	11
500-6000	4-350	L SERIES 95-1000 V RMS 130-1200 V DC	
4000- 6000	30-250	P SERIES 130-860 VRMS 175-850 VDC	-
15,000- 25,000	150- 600	HE SERIES 130.660 VRMS 178.850 VDC	-

TRANSIENT TEST METHODS

At high current and energy levels, varistor characteristics are measured, of necessity, with an impulse waveform. Shown below is the ANSI Std. C62.1 waveshape, an exponentially decaying waveform representative of lightning surges and the discharge of stored energy in reactive circuits.


The 8 x 20 µs current wave (8 µs rise and 20 µs to 50% decay of peak value) is used as a standard, based on industry practices, for current (I_{tm}) and clamp voltage (V_c) ratings shown in the specification tables and curves. Ratings for other waves of different decay times are shown specifically on the pulse life derating curves.

For the energy rating (W_{tm}) , a longer duration waveform of $10 \times 1000 \mu s$ is used. This condition is more representative of the high energy surges usually experienced from inductive discharge of motors and transformers. GE-MOV® II varistors are rated for a maximum pulse energy surge that results in a varistor voltage (V_{NOM}) shift of less than ±10% from initial value. To determine the energy absorbed in a varistor the following equation applies:


where I is the peak current applied, V_c is the clamp voltage which results, τ is the pulse width and K is a constant. K values are 1.0 for a rectangular wave, 1.4 for a 10 x 1000 µs wave, and 1.0 for a 8 x 20 µs wave.


Note that the rated energy (Wtm) and the energy absorbed in a varistor may not be equivalent. For example, at peak rated current (Itm) with an 8 x 20 µs wave, the rated energy value (Wtm) generally cannot be achieved simultaneously.

Actually, poorer varistors (i.e., those with high V_c clamp voltage performance) must absorb higher energy levels than those varistors with lower clamp voltages (as seen from the above equation) while providing less over-voltage protection. For that reason, energy measurements based on an 8 x 20 µs pulse tend to over-state capability. The 10 x 1000 μs waveform consequently gives a more realistic energy rating value.



GENERAL ELECTRIC THYRISTOR AND DIODE CONDENSED SPECIFICATIONS





PEAK CURRENT TEST IMPULSE WAVE

8 μs front duration x 20 μs (impulse duration) except as noted.

CURRENT, POWER, ENERGY RATING VS. TEMPERATURE

DEFINITIONS

TERM	DEFINITION
DC VOLTAGE, V _{DCM}	Maximum allowable steady state de applied voltage. DC standby current, I_D = $20\mu A$ typical, $200\mu A$ maximum at T_A = $25^{\circ}C$ unless otherwise specified.
RMS VOLTAGE, V _{acm}	Maximum allowable steady state sinusoidal voltage (RMS) at 50-60 Hz. If a nonsinusoidal waveform is applied, the recurrent peak voltage should be limited to $\sqrt{2}$ x V_{acm} .
ENERGY, W _{tm}	Maximum allowable energy for a single impulse of $10 \times 1000 \mu s$ current waveform with rated continuous voltage applied. Energy rating based on a shift of V_{NOM} of less than ±10% of initial value.
PEAK CURRENT, I _{tm}	Maximum allowable peak current for a single impulse of $8 \times 20 \mu s$ waveform. See pulse lifetime rating curves for other conditions.
VARISTOR VOLTAGE,	Varistor peak terminal voltage measured with a specified current applied. For dc conditions, 1 mA is applied for a duration of 20 microseconds to 5 seconds. For ac conditions, 1 mA peak 60 Hz wave is applied.
CLAMPING VOLTAGE, V _c	Maximum terminal voltage measured with an applied 8 \times 20 μs impulse of a given peak current. See V-1 curves and table for product ratings of clamping voltage over the allowable range of peak impulse currents.
CAPACITANCE	Typical values measured at a test frequency of 0.1 to 1.0 MHz. Maximum capacitance is two times the typical value measured at 1 MHz.

MAXIMUM ELECTRICAL RATINGS

SERIES	MA	Z	L	Р	HE
Operating Ambient Temperature	+75°C	+85°C	+85°C	+75°C*	+85°C*
Storage Temperature	-55 to +150°C	-40 to +125°C	40 to +125°C	-40 to +125°C	-40 to +125°C
HiPot Encapsulation, Volts DC For 1 Minute	1000	2500	2500	not applicable	2500
Voltage Temperature Coefficient	-0.03%/°C	-0.05%/°C	-0.05%/°C	-0.05%/°C	-0.05%/°C
Insulation Resistance (MΩ)	>1000	>1000	>1000	not applicable	NA

VARISTOR SAFETY PRECAUTIONS

Should the varistor be subjected to surge currents and energy levels in excess of maximum ratings, it may physically fail by package rupture or expulsion of material. It is recommended that protective fusing be used as described in the Transient Voltage Suppression Manuel, 2nd Edition, Chapter Four. If not fused, the varistor should be located away from other components or be physically shielded from them.

Due to our continuing program of product improvement, specifications are subject to change without notice.

^{*}Base Plate Temperature. Solderability: Per mil std 202E, method 208C



SERIES

RATINGS AND CHARACTERISTICS TABLE

	CONTRACT Y	MAXIMUM F	RATINGS (25°C)			CH	IARACTERISTI	CS	
	CONTI	NUOUS	TRANS	T		OM STOR	MAXIMUM CLAMPING	TYPICAL	Labor.
MODEL	DC VOLTAGE	RMS VOLTAGE	ENERGY (10 x 1000 μs)	PEAK CURRENT (8 x 20 µs)	VOL:	TAGE 0 mA	VOLTAGE, V _C @ I _P = 2A (8 x 20 مر)	CAPACITANCE	MODE
NUMBER	VDCM	V _{acm}	W _{tm}	I _{tm}	DC CURRENT		TEST V _c	f = 0.1-1 MHz	(mm)
	VOLTS	VOLTS	JOULES (WATT-SEC)	AMPERES	VOLTS	±TOL.%	VOLTS	PICOFARADS	Ties
V33MA1A V33MA1B	23 26	18 20	0.13 0.15	40	33	20 10	73 67	300	3
V39MA2A V39MA2B	28 31	22 25	0.16 0.18	40	39	20 10	86 79	250	3
V47MA2A V47MA2B	34 38	27 30	0.19 0.21	40	47	20 10	99 90	210	3
V56MA2A V56MA2B	40 45	32 35	0.23 0.25	40	56	20 10	117 108	180	3
V68MA3A V68MA3B	48 56	38 40	0.26 0.30	40	68	20 10	138 127	150	3
V82MA3A V82MA3B	60 66	45 50	0.33 0.37	40	82	20 10	163 150	120	3
V100MA4A V100MA4B	72 81	57 60	0.40 0.45	40	100	20 10	200 185	100	3
V120MA1A V120MA2B	97 101	72 75	0.40 0.50	100	120	15 10	220 205	40	3
V150MA1A V150MA2B	121 127	88 92	0.50 0.60	100	150	15 10	255 240	32	3
V180MA1A V180MA3B	144 152	105 110	0.60 0.70	100	180	15 10	310 290	27	3
V220MA2A V220MA4B	181 191	132 138	0.80 0.90	100	220	15 10	380 360	21	3
V270MA2A V270MA4B	224 235	163 171	0.90 1.0	100	270 -	15 10	460 440	17	3
V330MA2A V330MA5B	257 274	188 200	1.0	100	330	15 10	570 540	14	3
V390MA3A V390MA6B	322 334	234 242	1.2 1.3	100	390	15 10	670 640	12	3
V430MA3A V430MA7B	349 365	253 264	1.5	100	430	15	740 700	11	3

Note: Power dissipation of transients not to exceed 200 milliwatts.



RATINGS AND CHARACTERISTICS TABLE

		MAXIMU	M RATING	S (25°C)			CH	ARACTE	RISTICS	S	
	CONTI	NUOUS	1	RANSIEN	Ţ		IOM	MAXI			M
MODEL NUMBER	DC VOLTAGE	RMS VOLTAGE	DC VOLTAGE 5 MIN.	ENERGY (10 x 1000 μs)	PEAK CURRENT (8 x 20 µs)	1mA D	TOR AGE @ C TEST RENT	VOLT @ TI CURF (8 x 2	AGE EST RENT	TYPICAL CAPACI- TANCE	MODE SIZE (mm)
	VDCM	V _{acm}	VTM	W _{tm}	1 _{tm}	VNOM		Vc	Ip	f = 0.1-1 MHz	
	VOLTS	VOLTS	VOLTS	JOULES	AMPS	VOLTS	±TOL.%	VOLTS	AMPS	PICOFARADS	
V18ZA1 V18ZA3	14	10	18	0.5 3.0	250 1000	18	20	42 39	5 10	2,500 12,000	7 14
V22ZA1 V22ZA3	18	14	22	0.6 3.0	250 1000	22	15	47 43	5 10	2,000 10,000	7 14
V24ZA1 V24ZA4	20	15	24	0.8 4.0	250 1000	24	10	52 48	5 10	1,700 8,500	7 14
V24ZA50	160	14		50.0*	2000	24†	20	45	20	20,000	20
V27ZA1 V27ZA4 V27ZA60	22	17	27	0.8 4.0 60.0*	250 1000 2000	27 27†	15	57 53 50	5 10 20	1,700 8,500 18,000	7 14 20
V33ZA1 V33ZA5 V33ZA70	26 27°	20	33	1.0 5.0 70.0*	250 1000 2000	33 33†	10	68 64 58	5 10 20	1,400 7,000 15,000	7 14 20
V36ZA80	310	23	36	80.0*	2000	36†	10	63	20	12,000	20
V39ZA1 V39ZA6	31	25	39	1.2	250 1000	39	10	79 76	5 10	1,200 6,000	7 14
V47ZA1 V47ZA7	38	30	47	1.4 7.0	250 1000	47	10	92 89	5 10	1,000 5,000	7 14
V56ZA2 V56ZA8	45	35	56	1.7 8.0	250 1000	56	10	107 103	5 10	800 4,000	7 14
V68ZA2 V68ZA10	56	40	68	2.0 10.0	250 1000	68	10	127 123	5 10	700 3,500	7 14
V82ZA2 V82ZA12	66	50	82	2.5 12.0	250 1000	82	10	152 147	5 10	600 3,000	7 14
V100ZA3 V100ZA15	81	60	100	3.0 15.0	250 1000	100	10	180 175	5 10	500 2,500	7 14
V120ZA1 V120ZA6	102	75	114	5.0 18.0	1000 4000	120	10	205 210	10 50	200 1,200	7 14
V150ZA1 V150ZA8	127	95	143	6.0 22.0	1000 4000	150	10	250 255	10 50	170 1,000	7 14
V180ZA1 V180ZA10	153	115	171	7.0 27.0	1000 4000	180	10	295 300	10 50	140 800	7 14

Note: Power dissipation of transients not to exceed 0.25, 0.6, 1.0 watts for sizes 7, 14, 20 respectively. +10 mA DC test current.
**Energy rating for impulse duration of 100 milliseconds decay time to one-half of peak current value. olp = 200 AV pipical, 3 mA maximum.





RATINGS AND CHARACTERISTICS TABLE

	M	AXIMUM	RATINGS (25°	(C)		1227 1119	CHARAC	TERISTIC	S		
MODEL NUMBER	RMS VOLTAGE	DC VOLTAGE	ENERGY (10 x 1000 µs)	PEAK CURRENT (8 x 20 µs)	PE	V _{NOM} VARISTOR AK VOLTA	GE	MAX. CL VOLT V _C Ø CURF (8 x 2	AGE TEST RENT	TYPICAL CAPACI- TANCE	MODE SIZE (mm)
	V _{acm}	VDCM	W _{tm}	I _{tm}	MIN.	MAX. Ø 1 mA DC	MAX. 9 1mA AC	Vc	lp	f = 0.1-1 MHz	
L Charles	VOLTS	VOLTS	JOULES	AMPERES	VOLTS	VOLTS	VOLTS	VOLTS	AMPS	PICOFARADS	
V95LA7A V95LA7B	95	130	20	4000	134	181 165	207 170	280 250	50 50	1250 1250	14 14
V130LA1 V130LA2 V130LA10A V130LA20A V130LA20B	130	175	4 8 30 50 50	500 1000 4000 6000 6000	184	255 232 232 232 232 220	273 254 254 254 254 238	390 340 340 340 325	10 10 50 100 100	180 180 1000 1900 1900	7 7 14 20 20
V150LA1 V150LA2 V150LA10A V150LA20A V150LA20B	150	200	4 8 30 55 55	500 1000 4000 6000 6000	212	284 268 268 268 243	301 282 282 282 282 255	430 395 395 395 360	10 10 50 100 100	150 150 800 1600 1600	7 7 14 20 20
V250LA2 V250LA4 V250LA15A V250LA20A V250LA40A V250LÁ40B	250	330	8 15 30 55 90 90	500 1000 3000 4000 6000 6000	354	453 429 429 429 429 413	509 472 472 472 472 472 428	730 650 650 650 650 620	10 10 50 50 100 100	110 110 500 500 1000 1000	7 7 14 14 20 20
V275LA2 V275LA4 V275LA15A V275LA20A V275LA40A V275LA408	275	369	8 15 30 55 100 100	500 1000 3000 4000 6000	389	515 473 473 473 473 473 453	579 522 522 522 522 522 495	775 710 710 710 710 710 680	10 10 50 50 100 100	100 100 450 450 900 900	7 7 14 14 20 20
/300LA2 /300LA4	300	405	8 15	500 1000	420	565 517	607 579	870 775	10	90	7 7
/320LA15A /320LA40A /320LA40B	320	420	60 100 100	4000 6000 6000	462	565 565 540	635 635 580	850 850 810	50 100 100	380 750 750	14 20 20
V420LA20A V420LA40A V420LA40B	420	560	75 160 160	4000 6000 6000	610	748 748 690	800 800 752	1120 1120 1060	50 100 100	500 1000 1000	14 20 20
/460LA20A /460LA40A /460LA40B	460	615	80 170 170	4000 6000 6000	640	825 825 790	878 878 800	1240 1240 1160	50 100 100	450 900 900	14 20 20
/480LA20A /480LA40A /480LA80A /480LA80B	480	640	70 90 175 175	3000 4000 6000 6000	670	825 825 825 790	914 914 914 878	1240 1240 1240 1160	50 50 100 100	450 450 900 900	14 14 20 20
7510LA'20A 7510LA40A 7510LA80A 7510LA80B	510	675	70 90 180 180	3000 4000 6000 6000	735	910 910 910 860	970 970 970 970 914	1350 1350 1350 1280	50 50 100 100	400 400 800 800	14 14 20 20
7550LA20A 7550LA40A 7550LA80A 7550LA80B	550	700	80 100 210 210	3000 4000 6000 6000	775	1000 1000 1000 960	1060 1060 1060 1010	1500 1500 1500 1410	50 50 100 100	370 370 750 750	14 14 20 20
/575LA20A /575LA40A /575LA80A /575LA80B	575	730	80 100 210 210	3000 4000 6000 6000	805	1000 1000 1000 960	1060 1060 1060 1010	1500 1500 1500 1410	50 50 100 100	370 370 750 750	14 14 20 20
/1000LA80A /1000LA160A /1000LA160B	1000	1200	180 350 350	4000 6000 6000	1425	1800 1800 1650	1900 1900 1750	2700 2700 2420	50 100 100	200 400 400	14 20 20

Note: Power dissipation of transients not to exceed 0.25, 0.6, 1.0 watts for sizes 7, 14, 20 respectively.





RATINGS AND CHARACTERISTICS TABLE

		MAXIMU	M RATING	GS (25°C)		The state of	CH	ARACTE	RISTIC	S
	CONTI	NUOUS		TRANSIEN	r		Trans.	MAXI	MUM	
MODEL NUMBER	RMS VOLTAGE	DC VOLTAGE	ENERGY (10 x 1000 µs)	MAXIMUM POWER DISSIPA- TION*	PEAK CURRENT (8 x 20 µs)	VARI PE VOLT	IOM ISTOR AK AGE @ A AC	VOLT VC @ CURI	MPING TAGE, TEST RENT 20 μs)	TYPICAL CAPACI- TANCE
	V _{acm}	VDCM	W _{tm}		1 _{tm}	MIN.	MAX.	Vc	lp	f = 0.1-1 MHz
	VOLTS	VOLTS	JOULES	WATTS	AMPERES	VOLTS	VOLTS	VOLTS	AMPS	PICOFARADS
V130PA 10A 20A 20B 20C	130	175	30 50	8 15	4000 6000	184	254 254 254 230	360 360 340 325	50 100 100 100	1800 2400
V150PA 10A 20A 20B 20C	150	200	30 50	8 15	4000 6000	212	301 301 301 255	420 420 395 360	50 100 100 100	1500 2000
V250PA 20A 40A 40B 40C	250	330	50 90	7 13	4000 6000	354	472 472 472 472 428	675 675 675 620	50 100 100 100	900 1200
V275PA 20A 40A 40B 40C	275	369	50 90	7 13	4000 6000	389	522 522 522 495	740 740 710 680	50 100 100 100	800 1100
V320PA 40A 40B 40C	320	420	100	12	6000	462	635 635 550	850 810 780	100 100 100	1000
V420PA 20A 40A 40B 40C	420	560	80 160	5 10	4000 6000	610	800 800 800 752	1160 1160 1120 1020	50 100 100 100	900 1200
V460PA 20A 40A 40B 40C	460	612	90 170	5 10	4000 6000	640	878 878 878 800	1280 1280 1240 1160	50 100 100 100	800 1100
V480PA 40A 80A 80B 80C	480	640	100 180	5 10	4000 6000	670	914 918 918 918 878	1280 1280 1240 1160	50 100 100 100	800 1100
V510PA 40A 80A 80B 80C	510	675	100 180	5 10	4000 6000	735	970 970 970 914	1410 1410 1350 1280	50 100 100 100	750 1000
V550PA 40A 80A 80B 80C	550	700	120 210	5 9	4000 6000	775	1115 1115 1115 1010	1560 1560 1500 1410	50 100 100 100	700 900
V575PA 40A 80A 80B 80C	575	730	120 210	5 9	4000 6000	805	1115 1115 1115 1010	1560 1560 1500 1410	50 100 100 100	700 900
V660PA100A B C	660	850	250	9	6000	940	1265 1265 1100	1820 1730 1650	100 100 100	800

*Note: Average power dissipation of transients rated for up to 5-minute periods on a non-repetitive basis.



SERIES


RATINGS AND CHARACTERISTICS TABLE

	2000	MAXIMUM	RATINGS (2	5°C)	-	CH	HARACTERISTIC	S
100	CONTI	NUOUS	TRANS	SIENT	V _N	MOM	MAXIMUM	
MODEL NUMBER	RMS VOLTAGE	DC VOLTAGE	ENERGY (10 x 1000 µs)	PEAK CURRENT (8 x 20 μs)	VOLT	STOR AK AGE@ A AC	VOLTAGE, V _C @ 300 AMPS (8 x 20 μs)	CAPACITANCE
	V _{acm}	VDCM	W _{tm}	I _{tm}	MIN.	MAX.	Vc	f = 0.1-1 MHz
	VOLTS	VOLTS	JOULES	AMPERES	VOLTS	VOLTS	VOLTS	PICOFARADS
V130HE150	130	175	200	15,000	184	254	365	4700
V150HE150	150	200	220	15,000	212	282	425	4000
V250HE250	250	330	330	20,000	354	472	690	2500
V275HE250	275	369	360	20,000	389	522	760	2250
V320HE300	320	420	390	20,000	462	635	860	1900
V420HE400	420	560	400	25,000	610	800	1200	1400
V480HE450	480	640	450	25,000	670	914	1320	1300
V510HE500	510	675	500	25,000	735	970	1450	1200
V575HE550	575	730	550	25,000	805	1060	1600	1100
V660HE600	660	850	600	25,000	940	1265	1850	900


The HE Series GE-MOV⊕ II varistor is especially suited to industrial applications where ruggedness and electrical isolation requirements are of prime importance. Employing a 32mm isolated varistor disc which is directly connected to 1.6mm x 13mm strap leads, the High Energy varistor series is lowest in package inductance. By combining the rugged terminal construction with the large area varistor, disc current ratings up to 25,000 amperes have been achieved with clamptica at 300 amperes of less than two. These high current ratings, accompanied by energy ratings of up to 600 joules, allow varistors to be used for protection of switching transients with AC motors in the hundred horsepower range, as well as other industrial applications where system power levels exceed 25 kVA.

Maximum Weight
Isolation Voltage Between
Terminal and Baseplate
Minimum Strike and Creep Distance
Terminal To Terminal
Terminal To Baseplate· 0.80 in (2.0cm)

GENERAL ELECTRIC THYRISTOR AND DIODE CONDENSED SPECIFICATIONS




TRANSIENT V-I CHARACTERISTICS





GENERAL ELECTRIC THYRISTOR AND DIODE CONDENSED SPECIFICATIONS

TRANSIENT V-I CHARACTERISTICS


P SERIES










HE SERIES








PULSE LIFETIME RATINGS




NOTE: End of lifetime is defined as a degradation failure which occurs when the device exhibits a shift in the varistor voltage at one (1) milliampere in excess of \pm 10% of the initial value. This type of failure is normally a result of a decreasing V_1 value, but does not prevent the device from continuing to function. However, the varistor will no longer meet the original specifications.

PULSE LIFETIME RATINGS



NOTE: End of lifetime is defined as a degradation failure which occurs when the device exhibits a shift in the varistor voltage at one (1) milliampere in excess of \pm 10% of the initial value. This type of failure is normally a result of a decreasing V_{γ} value, but does not prevent the device from continuing to function. However, the varistor will no longer meet the original specifications.


STATIC/DYNAMIC IMPEDANCE CHARACTERISTICS




OUTLINE DRAWINGS










	HIEF-NE		A	1	0	E	E		е	1	
MODEL NUMBER	MARKING	M	AX.	M	AX.	MA	AX.	M	IN.	M/	XX.
NUMBER		IN	MM	IN	MM	IN	MM	IN	MM	IN	MN
V24ZA50	V24ZA50	1.00	25.5	.89	22.5	.197	5.0	.054	1.36	.099	2.5
V27ZA60	V27ZA60	1.00	25.5	.89	22.5	.197	5.0	.054	1.36	.099	2.5
V33ZA70	V33ZA70	1.00	25.5	.89	22.5	.197	5.0	.054	1.36	.099	2.5
V36ZA80	V36ZA80	1.00	25.5	.89	22.5	.197	5.0	.054	1.36	.099	2.5
V18ZA1	18Z1	.461	11.7	.335	8.51	.158	4.0	.038	0.98	.079	2.0
V18ZA3	V18ZA3	.745	16.9	.636	16.15	.173	4.4	.043	1.09	.079	2.0
V22ZA1	22Z1	.461	11.7	.335	8.51	.158	4.0	.038	0.98	.079	2.0
V22ZA3	V22ZA3	.745	16.9	.636	16.15	.173	4.4	.043	1.09	.079	2.0
V24ZA1	24Z1	.461	11.7	.315	8.51	.158	4.0	.038	0.98	.079	2.0
V24ZA4	V24ZA4	.745	18.9	.636	16.15	.173	4.4	.043	1.09	.079	2.0
V27ZA1	27Z1	.461	11.7	.335	8.51	.158	4.0	.038	0.98	.079	2.0
V27ZA4	V27ZA4	.745	18.9	.636	16.15	.197	5.0	.054	1.36	.099	2.5
V33ZA1	33Z1	.461	11.7	.335	8.51	.158	4.0	.038	0.98	.079	2.0
V33ZA5	V33ZA5	.745	18.9	.636	16.15	.197	5.0	.054	1.36	.099	2.5
V39ZA1	39Z1	.461	11.7	.335	8.51	.178	4.5	.048	1.24	.099	2.5
V39ZA6	V39ZA6	.745	18.9	.636	16.15	.197	5.0	.054	1.36	.099	2.5
V47ZA1	47Z1	.461	11.7	.335	8.51	.197	5.0	.059	1.50	.119	3.0
V47ZA7	V47ZA7	.745	18.9	.636	16.15	.212	5.4	.065	1.63	.119	3.0
V56ZA2	56Z2	.461	11.7	.335	8.51	.197	5.0	.059	1.50	.119	3.0
V56ZA8	V56ZA8	.745	18.9	.636	16.15	.237	6.0	.075	1.90	.138	3.:
V68ZA2	68Z2	.461	11.7	.335	8.51	.217	5.5	.068	1.75	.138	3.5
V68ZA10	V68ZA10	.745	18.9	.636	16.15	.251	6.4	.086	2.17	.158	4.0
V82ZA2	82Z2	.461	11.7	.335	8.51	.237	6.0	.079	2.01	.158	4.0
V82ZA12	V82ZA12	.745	18.9	.636	16.15	.275	7.0	.097	2.44	.178	4.5
V100ZA3	100Z	.461	11.7	.335	8.51	.256	6.5	.089	2.27	.178	4.5
V100ZA15	V100ZA15	.745	18.9	.636	16.15	.291	7.4	.107	2.71	.197	5.0
V120ZA1	120Z	.461	11.7	.335	8.51	.158	4.0	.038	0.98	.079	2.0
V120ZA6	V120ZA6	.745	18.9	.636	16.15	.197	5.0	.059	1.36	.099	2.5
V150ZA1	150Z	.461	11.7	.335	8.51	.178	4.5	.048	1.24	.099	2.5
V150ZA8	V150ZA8	.745	18.9	.636	16.15	.197	5.0	.054	1.36	.099	2.5
V180ZA1	180Z	.461	11.7	.335	8.51	.178	4.5	.048	1.24	.099	2.5
V180ZA10	V180ZA10	.745	18.9	.636	16.15	.212	5.4	.065	1.63	.119	3.0

SERIES L - OUTLINE DRAWING

		1	A	1)	E			е	1	
MODEL	MARKING	MAX	MUM	MAX	MUM	MAXI	MUM	MINI	MUM	MAXI	MUM
NUMBER	(1, 2)	IN	MM	IN	MM	IN	MM	IN	MM	IN	MM
V95LA7	V95LA7_	0.74	18.9	0.65	16.4	0.17	4.4	0.07	1.7	0.11	2.7
V130LA1	1301	0.46	11.7	0.34	8.7	0.20	5.0	0.07	1.9	0.12	3.1
V130LA2	1302	0.46	11.7	0.34	8.7	0.20	5.0	0.07	1.9	0.12	3.1
V130LA10	V130LA10A	0.74	18.9	0.65	16.4	0.21	5.3	0.08	2.1	0.14	3.5
V130LA20	V130LA20_	1.00	25.5	0.89	22.5	0.21	5.3	0.08	2.1	0.14	3.5
V150LA1	1501	0.46	11.7	0.34	8.7	0.21	5.3	0.08	2.1	0.13	3.3
V150LA2	1502	0.46	11.7	0.34	8.7	0.21	5.3	0.08	2.1	0.13	3.3
V150LA10	V150LA10A	0.74	18.9	0.65	16.4	0.21	5.3	0.08	2.1	0.14	3.3
V150LA20	V150LA20_	1.00	25.5	0.89	22.5	0.21	5.3	0.08	2.1	0.14	3.5
V250LA2	2502	0.46	11.7	0.34	8.7	0.27	6.9	0.12	3.2	0.19	4.9
V250LA4	2504	0.46	11.7	0.34	8.7	0.27	6.0	0.12	3.2	0.19	4.9
V250LA15	V250LA15A	0.74	18.9	0.65	16.4	0.26	6.7	0.13	3.4	0.20	5.0
V250LA20	V250LA20A	0.74	18.9	0.65	16.4	0.26	6.7	0.13	3.4	0.20	5.0
V250LA40	V250LA40_	1.00	25.5	0.89	22.5	0.29	7.3	0.14	3.5	0.22	5.6
V275LA2	2752	0.46	11.7	0.34	8.7	0.29	7.4	0.14	3.5	0.22	5.5
V275LA4	2754	0.46	11.7	0.34	8.7	0.29	7.4	0.14	3.5	0.22	5.5
V275LA15	V275LA15A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.5
V275LA20	V275LA20A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.5
V275LA40	V275LA40_	1.00	25.5	0.89	22.5	0.29	7.3	0.14	3.5	0.22	5.0
V300LA2	3002	0.46	11.7	0.34	8.7	0.30	7.7	0.15	3.8	0.23	5.
V300LA4	3004	0.46	11.7	0.34	8.7	0.30	7.7	0.15	3.8	0.23	5.
V320LA15	V320LA15A	0.74	18.9	0.65	16.4	0.32	8.2	0.16	4.2	0.25	6.4
V320LA20	V320LA20A	0.74	18.9	0.65	16.4	0.32	8.2	0.16	4.2	0.25	6.4
V320LA40	V320LA40_	1.00	25.5	0.89	22.5	0.32	8.2	0.17	4.4	0.26	6.5
V420LA20	V420LA20A	0.74	18.9	0.65	16.4	0.26	6.7	0.13	3.4	0.20	5.0
V420LA40	V420LA40_	1.10	27.9	0.95	24.1	0.29	7.3	0.14	3.5	0.22	5.6
V460LA20	V460LA20A	0.74	18.9	0.65	16.4	0.26	6.7	0.13	3.4	0.20	5.0
V460LA40	V460LA40_	1.10	27.9	0.95	24.1	0.29	7.3	0.14	3.5	0.22	5.6
V480LA20	V480LA20A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.5
V480LA40	V480LA40A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.5
V480LA80	V480LA80_	1.10	27.9	0.95	24.1	0.32	8.2	0.17	4.4	0.26	6.5
V510LA20	V510LA20A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.5
V510LA40	V510LA40A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.
V510LA80	V5i0LA80_	1.10	27.9	0.95	24.1	0.32	8.2	0.17	4.4	0.26	6.5
V550LA20	V550LA20A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.
V550LA40	V550LA40A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.
V550LA80	V550LA80_	1.10	27.9	0.95	24.1	0.32	8.2	0.17	4.4	0.26	6.5
V575LA20	V575LA20A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.5
V575LA40	V575LA40A	0.74	18.9	0.65	16.4	0.29	7.3	0.14	3.7	0.22	5.
V575LA80	V575LA80_	1.10	27.9	0.95	24.1	0.32	8.2	0.17	4.4	0.26	6.5
V1000LA80	V1000LA80A	0.74	18.9	0.65	16.4	0.43	10.8	0.34	6.0	0.36	9.0
V1000LA160	V1000LA160_	1.10	27.9	0.95	24.1	0.43	10.8	0.24	6.0	0.36	9.0

OUTLINE DRAWINGS

SERIES P



NOTES:

- OTES:

 1. Tab is designed to fit 1/4" quick connect terminal.

 2. Case temperature is measured at T_C on top surface of base plate.

 3. H₁ (130-150 V RMS devices)


 14, (250-320 V RMS devices)

 4, (420-660 V RMS devices)

 4. Electrical connection: top terminal and base plate.

SYMBOL		INCHES		M	ILLIMETE	RS	NOTES
SAWROL	MIN.	NOM	MAX	MIN.	NOM	MAX	NOTES
А			.57			14.3	
b			.26			6.6	1
b ₂		.16			4.1	52.00	1,70
b ₃		.13			3.2		
В			.51			12.9	
C			.26			6.5	FFV 3
D			2.61			66.2	
φD ₁			1.32			33.5	
E		.44			11.2		
F		.30	1		7.7	Mark Street	100
h		.03	.04		.8	.9	
Н,	.91		1.01	23.2		25.5	3
H ₂	.96		1.12	24.6		28.3	3
H ₃	1.03		1.29	26.3		32.6	3
J		1.11	.32		1	8.1	
φр	.22		.24	5.8		6.0	
Q	1.99	2.00	2.01	50,6	50.8	51.0	
S		.76			19.2	10	100
T			.04			1.0	1
φT	.11			2.8		1	
Tc		.13			3.2	July 2	2

SERIES HE



-	DIMENSION	MILLIMETERS	INCHES
	A	61 MAX	2.40 MAX
	В	41 MAX	1.60 MAX
	С	44.45 ± .75	1.75 ± .03
	D	25.40 ± .75	1.00 ± .03
	E	16.5 NOM	.65 NOM
	F	3.2 NOM	.13 NOM
	G	23 MAX	.91 MAX
	Н	41 MAX	1.60 MAX
	J	13 NOM	.51 NOM
	K	1.6 NOM	.06 NOM
	L	6.4 NOM	.25 NOM
	M	6.4 NOM	.25 NOM
	N	5.4 NOM	.21 NOM
	P	40.5 NOM	1.6 NOM

PROPER MOUNTING OF THE "P" SERIES VARISTOR

When applying the varistor in a manner which requires high power dissipation capability, the possibility of necessary heat sinking should be taken into consideration. To determine the maximum power dissipation for a given case temperature refer to the Current, Power, Energy Rating VS Temperature curve on page 3. To determine if a varistor has been properly heat sinked, a measurement of strap temperature, Tc, (see outline drawing), should be made under required worst case power and thermal conditions. See Note 10.

To describe the proper heat sink for any application, a fundamental knowledge of heat transference is required. Heat generated by power dissipated in the varistor, will flow through the mounting junction, to the heat sink, and finally to the surrounding ambient. The varistor case temperature (T_C) is a function of both the heat sink temperature (T_S) and the ambient temperature (T_A) which are directly proportional to the amount of heat flow (P) from the junction and the thermal resistances of the mounting $(R_{\theta cs})$ and the heat sink $(R_{\theta SA})$. The figure below shows a thermal schematic of a mounted varistor.

EQUIVALENT THERMAL RESISTANCE NETWORK FOR A POWER VARISTOR

The relationship between power dissipated (P), or heat flow, and temperature may be expressed as:

$$\frac{T_C - T_A}{P} = R_{\theta CS} + R_{\theta SA}$$

Table I lists some typical values for $R_{\theta CS}$ for various mounting methods.1

EXPECTED R_{θCS} FOR GE-MOV® VARISTOR POWER PACKAGE

MOUN	TING DESCRIPTION	TYPICAL ROCS
Screws (a)	THE PARTY OF THE PARTY OF	0.9°C/Watt
Screws (a)	With Thermal Grease	0.3°C/Watt
Screws (b)	With Insulation Kit	2.0°C/Watt
Screws (b)	With Insulation Kit and	1.0°C/Watt
	Thermal Grease Both Faces	


(a) 10-32 Screw Torqued to 12-15 in lbs.

(b) 6-32 Screw Torqued to 4-5 in lbs.


*Values given in the table are for devices mounted on a clean, flat "Values given in the table are for devices mounted on a clean, flat heatsink. The surface under the varistor contact surface should be flat to within .001 in. per inch with a surface finish of 63 microinches or smoother. Surfaces must be free of burrs, holes, paint or other foreign material and should be cleaned just prior to various mounting. Rough, curved or bent heatsink surfaces will cause increased thermal resistance and may result in premature device failure.

¹For further information on heatsinking and values of $R_{\theta SA}$, refer to Application Note #200.55 Handling and Thermal Considerations for General Electric Power Devices.

TYPICAL NON-ISOLATED MOUNTING




TYPICAL ISOLATED MOUNTING



NOTES:

- GE G623, Dow Corning, DC3, 4, 340, or 640 Thermal Grease is recommended.
- 1000-volt isolation kits containing the following parts can be ordered by part #A7811055.
 - (1) MICA insulation 1" x 3.1" x .005" thick.
 (2) #6-32 x 3/4" screw.
 (2) #6 flat washer.
 (2) Phenoiic shoulder washer.
 (2) #6 internal tooth lock washer.
- #6-32 nut.
- 1/4" quick connect terminal.



POWER MODULES

New General Electric power modules are miniaturized, self-contained, Epoxy encapsulated modules capable of performing basic AC to DC conversion functions. Typical applications include — DC power supplies, DC motor controls, battery chargers, magnetic clutches and brakes.

All General Electric power modules incorporate Power GlasTM passivated semiconductors with the latest pellet mountdown and interconnect techniques, thereby assuring the utmost in reliability.

COMMON CHARACTERISTICS @ 25°C

Isolation Breakdown 2,500 V _{PEAK}	
Surge, Peak One Cycle	
Fusing, I ² t @ 8.3 msec	
Gate Current to Trigger (Max.)	
Gate Voltage to Trigger (Max.)	
On-State Current Rate of Rise (di/dt)	
Off-State Voltage Rate of Rise (dv/dt) 20 V/µSEC	
Operating Temperature	

					GE TY	PES	
	BASIC CIRCUIT SCHEMATIC	I _O AVERAGE @ 85° (A)	V _{1N} (V)	BASIC CIRCUIT	WITHOUT FREE WHEELING DIODE	WITHOUT GE-MOV ® VARISTOR	WITHOUT EITHER DIODE OR VARISTOR
	ACI GI GZ	25	120	WV2BE25C	WV2BC25C	W2BE25C	W2BC25C
1	AC2		240	WV2BE25E	WV2BC25E	W2BE25E	W2BC25E
1	ACZ (G) ACZ	25	120	WV2BJ25C	WV2BK25C	W2BJ25C	W2BK25C
			240	WV2BJ25E	WV2BK25E	W2BJ25E	W2BK25E
	ACI G2	25	120	WV2BA25C	-	W2BA25C	9 30 - 1 1 20 10 - 10 10
			240	WV2BA25E	erica estore	W2BA25E	3 - 2 - 3 -

			GE TYPES		
BASIC CIRCUIT SCHEMATIC	I _O AVER. @ 85°C (A)	V _{1N} (V)	BASIC CIRCUIT	WITHOUT GE-MOV® VARISTOR	
ACI 62 62		120	WV2BH25C	W2BH25C	
AC2 463 464	25	240	WV2BH25E	W2BH25E	
GIP TOZ DC 25	0.5	120	WV2CA25C	W2CA25C	
		240	WV2CA25E	W2CA25E	
GI _p	50A	120	WV2AA50C	W2AA50C	
RMS AC28	RMS	240	WV2AA50E	W2AA50E	
3 3					
GI 9 9G2					


MILITARY TYPES AVAILABLE


Туре	TX Type	Military Specification	
JAN 1N1184 thru 1N1190	JANTX 1N1184 thru 1N1190,R	MIL-S-19500/297	
JAN 1N1202A, 04A	JANTX 1N1202A, 04A,R	MIL-S-19500/260	
JAN 1N1206A	JANTX 1N1206A,R	MIL-S-19500/260	
JAN 1N1614, 15, 16		MIL-S-19500/162	
JAN 1N3289, 91, 93 94, 95		MIL-S-19500/246	
JAN 1N3673A	JANTX 1N3673A,R	MIL-S-19500/260A	
JAN 1N3713, 15, 17 19, 21		MIL-S-19500/269	
JAN 1N3766	JANTX 1N3766, R	MIL-S-19500/297	
JAN 1N3768	JANTX1N3768,R	MIL-S-19500/297	
JAN 1N3890, 91, 93 & R	JANTX 1N3890, 91, 93 & R	M1L-S-19500/304	
JAN 1N3909, 10, 11 12, 13	JANTX 1N3909, 10, 11 12, 13, R	MIL-S-19500/308	


Туре	TX Type	Military Specification	
JAN 1N4148/-1	JANTX 1N4148/-1	MIL-S-19500/116	
JAN 1N4150/-1	JANTX 1N4150/-1	MIL-S-19500/231	
JAN 1N4153/-1	JANTX 1N4153/-1	MIL-S-19500/337	
JAN 1N4454/-1	JANTX 1N4454/-1	MIL-S-19500/144	
JAN 1N4459,R		MIL-S-19500/162	
JAN 1N4531	JANTX 1N4531	MIL-S-19500/116	
JAN 1N4532	JANTX 1N4532	MIL-S-19500/144	
JAN 2N489A-94A	JANTX 2N489A-94A	MIL-S-19500/75	
JAN 2N682, 3, 5, 6 7, 8, 9	JANTX 2N682, 3, 5, 6 7, 8, 9	MIL-S-19500/108	
JAN 2N2323, 4, 6, 8, 9 & A	JANTX 2N2323, 4, 6, 8, 9 & A	MIL-S-19500/276	


HIGH RELIABILITY SPECIFICATIONS


High Rel. Commercial Type Type			Estimated Maximum Failur Rate in Conservatively			
		lo	Tstg, Tsop	VOEM, VREM	Vesm	Designed Equipment %/1000 hrs.
A27BR1200	1N1202	12A	-65 to +100°C	100V	200V	.001
A27DR1200	1N1204	12A	-65 to +100°C	200V	400V	.001
A27MR1200	1N1206	12A	-65 to +100°C	400V	600V	.001
A28BR1200	A28B	12A	-65 to +100°C	100V	200V	.001
A28DR1200	A28D	· 12A	-65 to +100°C	200V	400V	.001
A28BR1201	1N3891	12A	-65 to +100°C	100V	200V	.001
A28DR1201	1N3893	12A	-65 to +100°C	200V	400V	.001
A38BR1200	1N2156	25A	-65 to +100°C	100V	200V	.001
A38DR1200	1N2158	25A	-65 to +100°C	200V	400V	.001
A38MR1200	1N2160	25A	-65 to +100°C	400V	600V	.001
A38BR1202	1N3911	30A	-65 to +100°C	100V	200V	.001
A38DR1202	1N3913	30A	-65 to +100°C	200V	400V	.001
C5AR1200	2N2324	1.6A	-65 to +85°C	50V	100V	.001
C5BR1200	2N2326	1.6A	-65 to +85°C	100V	200V	.001
C5DR1200	2N2329	1.6A	-65 to +85°C	200V	400V	.001
C10AR1200	2N1772A	4.7A	-65 to +100°C	50V	100V	.001
C10BR1200	2N1774A	4.7A	-65 to +100°C	100V	200V	.001
C10DR1200	2N1777A	4.7A	-65 to +100°C	200V	400V	.001
C11AR1200	2N1772	4.7A	-65 to +85°C	50V	100V	.001
C11BR1200	2N1774	4.7A	-65 to +85°C	100V	200V	.001
C11DR1200	2N1777	4.7A	-65 to +85°C	200V	400V	.001
C11MR1200	2N2619	4.7A	-65 to +85°C	300V	600V	.001
C35AR1200	2N683	16A	65 to +85°C	50V	100V	.001
C35BR1200	2N685	16A	-65 to +85°C	100V	200V	.001
C35DR1200	2N688	16A	-65 to +85°C	200V	400V	.001
C35ER1200	2N689	16A	-65 to +85°C	250V	500V	.001
C35MR1200	2N690	16A	-65 to +85°C	300V	600V	.001
C38BR1200	2N685	16A	-65 to +100°C	100V	200V	.001
C38HR1200	2N686	16A	-65 to +100°C	125V	250V	.001
38DR1200	2N688	16A	-65 to +100°C	200V	400V	.001
C137MR1200	2N5204	22.3A	-65 to +85°C	300V	600V	.001



































LOCAL GENERAL ELECTRIC SEMICONDUCTOR SALES OFFICES

GENERAL ELECTRIC WORLDWIDE ELECTRONIC COMPONENTS SALES OFFICES 7/5/79

ALABAMA

Huntsville 35801 3322 S. Memorial Pkwy Area Code: 205 883-9220

ARIZONA

Phoenix 85016 5320 North 16th St. Area Code: 602 264-1751

CALIFORNIA

Santa Monica 90405 3420 Ocean Park Blvd. Suite 1000 Area Code: 213 450-0353

Palo Alto 94304 1801 Page Mill Rd. Suite 223 Area Code: 415 493-2600

COLORADO

Denver 80201 Mailing Address: P.O. Box 2331, 80201 Area Code: 303 320-3031

CONNECTICUT

Meriden 06450 1 Prestige Drive Mailing Address: P.O. Box (910, 06450 Area Code: 203 238-6887

DISTRICT OF COLUMBIA

(Washington) Falls Church, Va. 22043 7777 Leesburg Pike Area Code: 703 790-1700

FLORIDA

North Palm Beach 33408 321 Northlake Blvd Suite 101 Area Code: 305 844-5202

ILLINOIS

Chicago 60641 3800 N. Milwaukee Ave. Area Code: 312 777-1600

INDIANA

Ft. Wayne 46805 2109 E. State Blvd.

Indianapolis 46208 3750 N. Meridian St. Area Code: 317 923-7221

KANSAS

Overland Park 66212 10550 Barkley Area Code: 913 967-6254

MASSACHUSETTS

Wellesley 02181 1 Washington St. Area Code: 617 237-2050

MICHIGAN

Southfield 48075 24681 Northwester Area Code: 313: 355-3552 MINNESOTA

Minneapolis 55435 4900 Viking Dr. Room 108 Area Code: 612 835-2550

MISSOURI

St. Louis 63132 1530 Fairview St. Area Code: 314 429-6941 **NEW JERSEY**

Fairfield 07006 420 Route 46 Area Code: 201 227-6050

NEW YORK

Albany 12205 11 Computer Dr., W. Area Code: 518 458-7755

New York City - call: Jericho 11753 400 Jericho Tnpk. Area Code: 516 681-0900

Bochester 14623 3000 Winton Rd., S: Area Code: 716 461-5400

Syracuse 13221 Bldg. 1, Room 227 Electronics Pk. Area Code: 315

NORTH CAROLINA

Greensboro 27408 1828 Banking St. P.O. Box 9476 Area Code: 919 273-6981

OHIO

Cleveland 44132 26250 Euclid Ave. Area Code: 216 266-2900 266-2900 Dayton 45439 3430 S. Dixie Highway Mailing Address: P.O. Box 2143 Kettering Branch 45429 Area Code: 513 298-0311

OKLAHOMA

Oklahoma City 73112 3022 Northwest Expressway May-Ex Building Room 412 Area Code: 405 943-9015

PENNSYLVANIA

Erie 16531 Building 63-2 1100 Lawrence Pkwy. Area Code: 814 455-5466

(Philadelphia) Wayne 19087 999 Old Eagle School Rd. Area Code: 215 962-1500

Pittsburgh 15220 3 Parkway Center Room 304 Area Code: 412 921-4134

TEXAS

Dallas 75240 6530 LBJ Freeway Suite 119-B Area Code: 214 661-8582

Houston 77036 7011 S.W. Freeway Suite 106 Area Code: 713

VIRGINIA

Waynesboro 22980 245 Market Ave. Area Code: 703

WASHINGTON

Seattle 98188 112 Andover Park, E. P.O. Box 88850, 98188 Area Code: 206 575-2866

WISCONSIN

Milwaukee 53202 615 E. Michigan St. Area Code: 414 271-5000

AFRICA

S.A. General Electric (Pty) Ltd. P.O. Box 24 Maitland 7405 R.S.A Tel: 511251

S.A. General Electric Ltd. P.O. Box 1482 Capetown, R.S.A. Tel: 51-1251

AUSTRALIA

Australian General Electric Ltd. 86-90 Bay St. Ultimo, N.S.W., 2007 Tel: 212-3711

AUSTRIA

General Electric Technical Service Company, Inc. East Central Europe Liaison Peter Jordan Strasse 99 A-1180 Vienna, Austria

BELGIUM

General Electric Company (USA) Chaussee De La Hulpe 150 B-1170 Brussels Tel: 660 20 10

CANADA

Canadian General Electric Co. 189 Dufferin St. Toronto, Ontario, Canada Area Code: 416 Tel: 537-4481

ENGLAND

International General Electric Company of New York, Ltd. Park Lorne, 111 Park Rd. London NW87 JL Tel: 01-402-4100

FRANCE

General Electric Technical Service Company Inc., France 42 Avenue Montaigne Paris-8^e Tel: 225-52-32

GERMANY

General Electric Germany Postfach 2963 Praunheimer Landstrasse 50 6000 Frankfurt/Main, Germany Tel.: 76071

INDIA

Elpro International Ltd.
Producer Goods Dept.
Nirmal, 17th Floor
Nariman Point, Bombay 400 021 Tel: 292471

IRELAND

International General Electric Company of New York The Demesne County Louth Dundalk Tel: (042) 32371

ITALY

Compagnia Generale Di Elettricita Electronic Components Operation Via Vittoria Colonna 4 20149 Milano Italy Tel: 4987224/4986281

JAPAN

General Electric Japan, Ltd. Tonichi Bldg., 5th Floor 2-31, Roppongi, 6-Chome, Minato-Ku Tokyo, 106 Japan Tel: 03-405-2920

MEXICO

General Electric De Mexico, S.A. Apartado 53-983 Marina Nacional No. 365 Mexico 17 D.F. Tel: 545-63-60

SINGAPORE

General Electric (USA) Asia Co. Cathay Building, Suite 104 Orchard Road Singapore, 9

SPAIN

International General Electric Company of Spain, S.A. Edificio Espana Apartado 700 Avenida Jose Antonio 88 Madrid Tel: 247.16.05

SWEDEN

International General Electric AB Fack, Tritonvagen 27 17120 Solna Sweden Tel: 081730 07 40

VENEZUELA

General Electric De Venezuela S.A. Sabana Grande

AFRICA S.A. General Electric (Pty.) Ltd. P.O. Box 24 Maitland 7405 RSA Tel.: 511251

S.A. General Electric Ltd. Capetown, R.S.A.

AUSTRALIA Australian General Electric Ltd. 86-90 Bay Street Ultimo, N.S.W. 2007

Tel.: 212-3711 AUSTRIA General Electric Technical

Service Company, Inc. East Central Europe Liaison Peter Jordan Strasse 99 A-1180 Vienna, Austria BELGIUM

General Electric Co. (U.S.A.) 150 Chausse De La Hulpe B-1170 Brussels Tel.: 660 20 10

CANADA Canadian General Electric Co. 189 Dufferin Street Toronto, Ontario MGK 149 Tel. Area Code 416-537-4481 ENGLAND

International General Electric Company of New York, Ltd. Park Lorne 111 Park Road London NW 87 JL Tel.: 01-402-4100

FRANCE General Electric Technical Service Co., Inc., France 42 Avenue Montaigne 75 Paris, 8 eme Tel.: 225-5232 **GERMANY**

General Electric Germany Postfach 2963 Praunheimer Landstrasse 50 6000 Frankfurt/Main, Germany Tel.: 76071

GREECE General Electric Int'l. Operations Co P.O. Box 3075 Ambelokipi Athens Tel.: 77-98-201

HAWAII General Electric Company Far Fast Sales Operation 6650 Hawaii Kai Drive Suite 206 Honolulu, Hawaii 96825 Phone: (808) 395-7575

INDIA

ELPRO International Ltd. Producer Goods Dept. Nirmal, Nariman Point P.O. 10008. Bombay 400 021 Tel.: 292471

IRFLAND **Electronic Trading Company** The Demesne County Louth Tel.: (042) 32371 Telex: 33816 ITALY

Compagnia Generale Di Elettricita Electronic Components Operation Via Vittoria Colonna 4 20149 Milano Italy Tel: 4987224/4986281

JAPAN General Electric Japan, Ltd. Tonichi Bldg., 5th Floor 2-31 Roppongi, 6-Chome Ninato-Ku Tokyo 106 Tel: 03-405-2920

MEXICO General Electric De Mexico, S.A. Apartado 53-983 Marina Nacional No. 365 Mexico 17 D.F. Tel.: 545-63-60, 531-4008

SINGAPORE

Tel.: 247.16.05

General Electric (U.S.A.) Asia Co. Cathay Bldg., Suite 104 Mount Sophia, Singapore 9 Tel.: 335111

SPAIN International General Electric
Co. of Spain, S.A.
Edificio Espana, Apartado 700
Avenida Jose Antonio 88, Madrid

SWEDEN International General Electric AB Fack, Tritonyagen 27. S-171 20 Solna Tel.: 081.730.07.40

TAIWAN General Electric International Operations, Co., Inc. 7th, Floor Formosa Plastic Bldg. Taipei Tel.: 721-1065, 721-1067

VENEZUELA General Electric De Venezuela S.A. Sabana Grande, Caracas

AFRICA

HiQ Electronic Components (Pty.) Ltd. P.O. Box 50610 Randburg 2125, Transvaal, R.S.A. Tel.: 48-4387, 48-9388

ARGENTINA Electronica Colmar S.A.C.I.yF San Jose 83, Piso 12 1076 Buenos Aires Marketon, S.A.

AUSTRIA Bacher Elektronische Geraete GMBH Rotemuehlgasse 26 A1120 Wien Tel.: (0222) 83.71.52-16, 83.63.96-16

Solis 229, Buenos Aires

Othmar Lackner che Bavelemente Und Geräte
A-1010 Wien, Singerstrasse 4/13
Tel: (0222) 52 99 80

BELGIUM A. Reyerslann, 103 B.D.A. Reyers B. 1040, Brussels Tel.: (02) 736,0096-97

BRAZIL Aplicações Eletronicas Artimar Ltda. Largo Sao Bento, 64-Conj. 125/6 C.P. 5881 e 9498 CEP01029, Sao Paulo Tel.: 228-7361, 228-7501, 227-6618

CHILE Crace Y Cia (Chile) S.A. Morande 341, Santiago Morande 34 Tel.: 63141

DENMARK A/S Nordisk Elektronik Transformervej 17 DK-2730 Herley Tel.: 02-842000

ENGLAND Jermyn Group Services Vestry Estate, Sevenoaks, Kent Tel.: Sevenoaks (0732) 50144

The House of Power Electron House Cray Avenue, St. Mary Cray Orpington, Kent BR5QJ Tel.: Orpington 71531

AUTHORIZED GE DISTRIBUTORS

ENGLAND (continued) **IRELAND** REL Equipment & Components, Ltd. Bloomer Electronic Components 24 Portadown Road Dungannon Croft House, Bancroft, Hitchin Hertfordshire SG 51 BV Tel.: Hitchin (0462) 57181 Co. Tyrone Tel: MOY 537 (10 Lines)

ISRAEL FINLAND OY Fintronic AB Lonnrotinkata 35D M.T.I. Engineering 182 Yehuda Street POB 16340. Tel Avis Tel.: 244090/236334 SF-00180 Helsinki Tel.: 90/601155

ITALY E/E Eurelettronica S.R.L. Via Mascheroni, 19 FRANCE Comptoir Commercial D'Importation 42 Rue Etienne Marcel 20145 Milano Uffici Regional: Roma-Bologna Tel.: 498.18.51 75002 Paris

Tel.: 236.20.45 JAPAN K.H. Electronics Corp. Komatsu Bldg. 2-3-6 Akasaka, Minato-ku **WEST GERMANY** Alfred Neye Enatechnik GMBH 2085 Quickborn/Hamburg Tokyo 107 Tel.: (584) 6395

Schillerstrasse 14 Matsushita Electric Trading Co., Ltd. World Trade Center Bldg. 4-1 Hamamatsu-cho, 2-Chome Minato-ku, Tokyo 105 Indeg Industrie Elektronik GMBH 678 Pirmasens Postfach 104/Fabrikstrasse 5 Mitsui & Co., Ltd Tel.: 06331-3008 2-1 Ohtemachi 1-Chome Chiyoda-ku Nucletron Vertriebs GMBH

Proveedora Electronica S.A. APDO. Postal 21-139 Mexico 21, D.F.

Telex: 017-72402 (Saul Me)

THE NETHERLANDS

Nijkerk Elektronika B.V.

Amsterdam Buitenveldert

Tel.: (020) 42 89 33

Tel.: 554-83-00

Drenkestraat 7

Sullivan No. 47 Y 49 Mexico 4, D.F.

Raytel S.A.

800 Muenchen 50 Tokyo Tel.: (03) 285-4056 Gaertnerstrasse 60 Tel.: 089-146081 Sil Walker, Inc. Masing Kirkhof GMBH 6057 Dietzenbach 2 1 Banchu-cho Shinjuka-ku, Tokyo Tel.: 356-5191 Assar-Gabrielsson-Strasse Postfach 2045 (Resistance Welding Industry Only) Tel.: 06074-2135 MEXICO

HONG KONG General Appliance Co., Ltd. Melborne Plaza, 5/F Rm. No. 501-504, 33 Queens Road GPO Box 3220, Central Hong Kong Tel.: (5) 238081

INDIA Sujata Sales & Exports, Ltd. 9 Varsha, 69-B Nepean Sea Road P.O. Box 16318 Bombay 400006 Tel.: 374699, 378826

Nordisk Elektronik A/S Mustadsvej 1, Oslo 2 Tel.: 02-55.38.93

PANAMA Electronica Comercial S.A. Avenida Ricardo J. Alfaro Tumba Muerto-Apartado 9530 Panama 4

SCOTLAND REL Equipment & Components, Ltd. 1 Victoria St. Craigs Hill Livingston, Lothian Tel.: Livingston 33503 & 33507

SINGAPORE General Engineers Corp., Ltd. 37 Hill Street, Singapore L Tel.: 333641, 333651, 321791

JEMA (Jesus Maria Aquirre) Barrio Oria S/N Lasarte-San Sebastian Tel.: (943)363640 Sutelco Pilar De Zaragoza 23 Tel.: 24-58.603

SWEDEN Nordish Elektonik AB Box 27301 S-102 54 Stockholm Tel: 08/63 50 40

SWITZERLAND Novelektric, A.G. Scheidbachstrasse CH-8107 Buchs Tel.: 01/846 21 11

TAIWAN Development Enterprise Co., Ltd. 39, Hsi-Wei Street 39, Hsi-Wei Street San-Chung City, Taipei Hsien Taiwan, Republic of China Tel.: 981-6905, 971-6112, 985-3471, 982-5495

YUGOSLAVIA Riz Tvornica Poluvodica Kraljevica BB P.O. Box 663, Zagreb Tel.: 210-429

SCR MANUAL

ARGO & COMPANY

Huntsville, AL 35805

ALABAMA

7th SW 18th St. P.O. Box 1298 Birmingham, AL 35201 FORBES DISTRIBUTING COMPANY P.O. Box 16465 Bel Air Station

Mobile, AL 36616 HAMILTON/AVNET ELECTRONICS 4692 Commercial Dr.

FORBES DISTRIBUTING COMPANY 1416 Fourth Ave. So. Birmingham, AL 35233

ARIZONA

HAMILTON/AVNET ELECTRONICS 2615 So. 21st St. Phoenix, AZ 85034 KIERULFF ELECTRONICS 4134 E. Wood st. Phoenix, AZ 85040

ARKANSAS

CARLTON-BATES 6821 Scott Hamilton Drive P.O. Box 9649 Little Rock, AR 72209

CALIFORNIA

BRILL ELECTRONICS 610 E. 10th Box 1378 Oakland, CA 94604

ARROW ELECTRONICS 720 Palomar Ave. Sunnyvale, CA 94086

WYLE ELMAR ELECTRONICS 3000 Bowers Ave. Santa Clara, CA 95052

HAMILTON/AVNET ELECTRONICS 1175 Bordeaux Sunnyvale, CA 94086

KIERULFF ELECTRONICS 3969 East Bayshore Rd. Palo Alto, CA 94303

HAMILTON ELECTRO SALES 10912 W. Washington Blvd. Culver City, CA 90230

KIERULFF ELECTRONICS 2585 Commerce Way Los Angeles, CA 90040 KIERULFF ELECTRONICS
14101 Franklin Rd.
Tustin, CA 92680

MARSHALL INDUSTRIES
9674 Telstar Ave.
El Monte, CA 91731

MARSHALL INDUSTRIES
17321 Murphy Ave.
Irvine, CA 92714

MARSHALL INDUSTRIES
8015 Deering Ave.
Canoga Pk., CA 91304

SCHWEBER ELECTRONICS
17811 Gillette Ave.
Irvine, CA 92714

Irvine, CA 92714

HAMILTON/AVNET ELECTRONICS
8917 Complex Dr.
San Diego, CA 92123

KIERULFF ELECTRONICS 8797 Balboa San Diego, CA 92123

COLORADO

ELECTRONIC PARTS
1212 S. Broadway
Denver, CO 80210
HAMILTON/AVNET ELECTRONICS
5921 N. Broadway
Denver, CO 80216
MARSHALL INDUSTRIES
5633 Kendall Ct.

CONNECTICUT

Arvada, CO 80002

ARROW ELECTRONICS 295 Treadwell St. Hamden, CT 06514 BOND RADIO SUPPLY Finance Rd. Commerce Industrial Park Danbury, CT 06810 CRAMER ELECTRONICS 12 Beaumont Rd. Wallingford, CO 06492 HAMILTON/AVNET ELECTRONICS 643 Danbury Rd. Georgetown, CT 06829 SCHWEBER ELECTRONICS Finance Dr. Commercial Industrial Park Danbury, CT 06810

FLORIDA

HAMILTON/AVNET ELECTRONICS 3197 Tech Drive No. St. Petersburg, FL 33309

HAMILTON/AVNET ELECTRONICS 6800 NW 20th Ave.

Ft. Lauderdale, FL 33309

SCHWEBER ELECTRONICS

2830 N. 28th Terrace Hollywood, FL 33020

ARROW ELECTRONICS 1001 N.W. 62nd St. #402 Ft. Lauderdale, FL 33309

ARROW ELECTRONICS 115 Palm Bay Rd. NW Palm Bay, FL 32905

GEORGIA

ARROW ELECTRONICS 3406D Oakcliff Rd. Doraville, GA 30340

HAMILTON/AVNET ELECTRONICS 6700-185 Suite 1E Norcross, GA 30071

SCHWEBER ELECTRONICS 4126 Pleasantdale Rd. Atlanta. GA 30340

ILLINOIS

NEWARK ELECTRONICS 500 N. Pulaski Rd. Chicago, IL 60624

HAMILTON/AVNET ELECTRONICS 3900 N. 25th Ave.

Schiller Pk., IL 60176

SCHWEBER ELECTRONICS 1275 Brummell Ave. Elk Grove Village, IL 60007

ARROW ELECTRONICS 492 Lunt Ave. Schaumburg, IL 60193

SEMICONDUCTOR SPECIALISTS 195 Spangler Ave. Elmhurst, IL 60126

IDAHO

FLAMAND ELECTRONICS Third and Vermont Spirit Lake, ID 83869

INDIANA

FT. WAYNE ELECTRONIC SUPPLY 3606 Maumee Ave. Ft. Wayne, IN 46801 GRAHAM ELECTRONICS
133 South Pennsylvania St.
Indianpolis, IN 46204
HUTCH AND SON, INC.
300 N. Main St.
Evansville, IN 47711
PIONEER-STANDARD
6408 Castleplace Dr.
Indianapolis, IN 46250

INWA

DEECO, INC. 2500 16th Ave. SW Cedar Rapids, IA 52406

KANSAS

HAMILTON/AVNET ELECTRONICS 9219 Quivira Rd. Overland Pk., KS 66215

MARYLAND

ARROW ELECTRONICS 4801 Benson Ave. Baltimore, MD 21227

CRAMER ELECTRONICS 16021 Industrial Dr. Gaithersburg, MD 20760

HAMILTON/AVNET ELECTRONICS 7255 Standard Dr. Hanover, MD 21076

PIONEER-STANDARD 9100 Gaither Rd. Gaithersburg, MD 20760

SCHWEBER ELECTRONICS 9218 Gaither Rd. Gaithersburg, MD 20760

MASSACHUSETTS

CRAMER ELECTRONICS 85 Wells Ave. Newton Centre, MA 02159

T. F. CUSHING INC. 1026 Bay St. Springfield, MA 01101

GERBER RADIO Gerber Electronics 852 Providence Hwy., Rte. 1 Dedham, MA 02026

HAMILTON/AVNET ELECTRONICS 50 Tower Office Park Woburn, MA 01801

SCHWEBER ELECTRONICS 25 Wiggins Ave. Bedford, MA 01730

SCR MANUAL

ARROW ELECTRONICS 96D Commerce Way Woburn, MA 01801

MICHIGAN

HAMILTON/AVNET ELECTRONICS 32487 Schoolcraft Rd. Livonia, MI 48150

PIONEER-STANDARD 13485 Stamford Livonia, MI 48150

R S ELECTRONICS 34443 Schoolcraft Rd. Livonia, MI 48150

SCHWEBER ELECTRONICS 33540 Schoolcraft Rd. Livonia, MI 48150

GALCO INDUSTRIAL ELECTRONICS 22751 Dequindre Rd. Hazel Park, MI 48030

MINNESOTA

GOPHER ELECTRONICS 2520 W. Larpenteur Ave. St. Paul, MN 55113

HAMILTON/AVNET ELECTRONICS 7449 Cahill Rd. Edina, MN 55435

SCHWEBER ELECTRONICS 7402 Washington Ave., So. Eden Prairie, NM 55344

SEMICONDUCTOR SPECIALISTS 8030 Cedar Ave. So. Minneapolis, MN 55420

ARROW ELECTRONICS 5251 W. 73rd St. Edina, MN 55435

MISSOURI

HAMILTON/AVNET ELECTRONICS 396 Brookes Lane Hazelwood, MO 63042 OLIVE INDUSTRIAL ELECTRONICS 9910 Page Blvd. St. Louis, MO 63132 L COMP 2211 River Front Dr. Kansas City, MO 64120

NEBRASKA

SCOTT ELECTRONICS 4040 Adams St. P.O. Box 4467 Lincoln, NE 68504

NEW HAMPSHIRE

ARROW ELECTRONICS
1 Perimeter Rd.
Manchester, NH 03103

NEW JERSEY

ARROW ELECTRONICS Pleasant Valley Ave. Moorestown, NJ 08057

GENERAL RADIO SUPPLY 600 Penn St. Camden, NJ 08102

HAMILTON/AVNET ELECTRONICS 1 Keystone Ave. Cherry Hill, NJ 08003

ARROW ELECTRONICS 285 Midland Ave. Saddlebrook, NJ 07662

CRAMER ELECTRONICS 1 Cardinal Drive Little Falls, NJ 07424

HAMILTON/AVNET ELECTRONICS 10 Industrial Rd. Fairfield, NJ 07006

SCHWEBER ELECTRONICS 18 Madison Rd. Fairfield, NJ 07006

NEW YORK

CRAMER ELECTRONICS 3000 Winton Rd., So. Rochester, NY 14623

CRAMER ELECTRONICS 7705 Maltage Dr. Liverpool, NY 13088

HAMILTON/AVNET ELECTRONICS Corporate Circle E. Syracuse, NY 13057

HAMILTON/AVNET ELECTRONICS 167 Clay Rd. Rochester, NY 14623

ROCHESTER RADIO SUPPLY 140 W. Main St. Rochester, NY 14614

ROME ELECTRONICS 216 Erie Blvd. E Rome, NY 13440

SCHWEBER ELECTRONICS 2 Townline Circle Rochester, NY 14623

STANDARD ELECTRONICS 3523 Union Rd. P.O. Box 213 Cheektowaga, NY 14225

APPLICATION AND SPECIFICATION LITERATURE; SALES OFFICES

SUMMIT Summit of Buffalo 916 Main St. Buffalo, NY 14202

ARROW ELECTRONICS 399 Conklin St. Farmingdale, LI, NY 11735

CRAMER ELECTRONICS 29 Oser Ave. Hauppauge, NY 11787

HAMILTON/AVNET ELECTRONICS

70 State St.
Westbury, L.I., NY 11590

SCHWEBER ELECTRONICS

Jericho Turnpike Westbury, L.I., NY 11590

NEW MEXICO

ARROW ELECTRONICS
2460 Alamo SE
Albuquerque, NM 87106
HAMILTON/AVNET ELECTRONICS
2524 Baylor Dr. SE
Albuquerque, NM 87106

NORTH CAROLINA

CRAMER ELECTRONICS
938 Burke St.
Winston-Salem, NC 27102
DIXIE ELECTRONICS
2220 S. Tryon St.
P.O. Box 34366
Charlotte, NC 28234
SOUTHEAST RADIO SUPPLY
414 Hillsborough St.
Raleigh, NC 27603

OHIO

ELECTRONICS MARKETING
CORPORATION
1150 W. 3rd Ave.
Columbus, OH 43212
HAMILTON/AVNET ELECTRONICS
954 Senate Dr.
Dayton, OH 45459
HUGHES PETERS
481 E. 11th Ave.
Columbus, OH 43211
SCHWEBER ELECTRONICS

3430 S. Dixie Highway Dayton, OH 45439

HUGHES PETERS

4865 Duck Creek Road

Cincinnati, OH 45227

PIONEER-STANDARD
P.O. Box 291
1900 Troy St.
Dayton, OH 45404
HAMILTON/AVNET ELECTRONICS
4588 Emery Ind. Pkwy.
Warrensville Hts., OH 44128
PIONEER STANDARD
4800 E. 131st St.

REM ELECTR. 525 Spark Ave. Warren, OH 44483

SCHWEBER ELECTRONICS 23880 Commerce Pk. Rd. Beachwood, OH 44122

Cleveland, OH 44105

OKLAHOMA

OIL CAPITOL ELECTRONICS 10130 E. 51st St. Tulsa, OK 74145

OREGON

ALMAC STROUM ELECTRONICS 8022 S.W. Nimbus Bldg. 7 Beaverton, OR 97005

PENNSYLVANIA

ALMO ELECTRONICS
9815 Roosevelt Rd.
Philadelphia, PA 19114
PIONEER-STANDARD
141 Gibralter Rd.
Horsham, PA 19044
ROSEN ELECTRONICS
215 S. George St.
York, PA 17403
SCHWEBER ELECTRONICS
101 Rock Rd.
Horsham, PA 19044
PIONEER-STANDARD
560 Alpha Dr.
Pittsburgh, PA 15238

RHODE ISLAND

EDWARDS WAREHOUSE COMPANY 55 Electronics Dr. Warwick, RI 02888

SOUTH CAROLINA

DIXIE ELECTRONICS 1900 Barnwell St. Columbia, SC 29202

SCR MANUAL

TENNESSEE

INDUSTRIAL ELECTRONICS Gov. John Sevier Hwy. P.O. Box 9480 Knoxville, TN 37920

TEXAS

HAMILTON/AVNET ELECTRONICS 4445 Sigma Rd. Dallas, TX 75240

NORVELL ELECTRONICS 14410 Midway Rd. Dallas, TX 75240

SCHWEBER ELECTRONICS 14177 Proton Dallas, TX 75240

STERLING ELECTRONICS 2875 Merrell Rd. P.O. Box 29317 Dallas, TX 75229

HAMILTON/AVNET ELECTRONICS 3939 Ann Arbor St. Houston, TX 77042

NORVELL ELECTRONICS 5925 Sovereign Dr. Houston, TX 77036

SCHWEBER ELECTRONICS 7420 Harwin Dr. Houston, TX 77036 STERLING ELECTRONICS 4201 SW Freeway P.O. Box 1229

UTAH

NEWARK ELECTRONICS 396 Ironwood Dr. Salt Lake City, UT 84115

Houston, TX 77001

HAMILTON/AVNET ELECTRONICS 1585 W. 2100 So. Salt Lake City, UT 84119

VIRGINIA

STERLING ELECTRONICS
4325 November Ave.
Richmond, VA 23231
VIRGINIA RADIO SUPPLY
715 Henry St.
P.O. Box 1189
Charlottesville, VA 22902

WASHINGTON

ALMAC STROUM ELECTRONICS 5811 6th Ave. So. Seattle, WA 98108 HAMILTON/AVNET ELECTRONICS 14212 NE 21 St. Bellevue. WA 98005

WEST VIRGINIA

McJUNKIN CORPORATION P.O. Box 513 Charleston, WV 25322

WISCONSIN

HAMILTON/AVNET ELECTRONICS 2975 S. Moorland Rd. New Berlin, WI 53151 MARSH ELECTRONICS 1563 So. 101st St. Milwaukee, WI 53214

APPLICATION INDEX

The circuits referred to in the following figure numbers are intended as a starting point for the equipment designer in achieving the detailed requirements of his application. Since these circuits are not necessarily "ultimate" for every application, it is hoped the imaginative designer will use them simply as a jumping-off point for his own development. Likewise, many of these circuits can be used for other functions besides those mentioned in the text. As a guide to some of the various thyristor circuits for accomplishing specific tasks, here is a tabulation of figures in this manual classified by possible application (please note that these are *Figure* numbers and not section or paragraph numbers):

Applications	For Basic Circuit Possibilities See Figure Number
AC Static Switches	4.20, 4.27, 6.3, 6.10, 6.11, 6.12, 6.25, 6.26, 6.27, 6.28, 7.7, 7.11, 7.12, 7.13, 8.1, 8.2, 8.3, 8.4, 8.5, 8.6, 8.7, 10.21, 11.3, 11.4, 11.5, 11.6, 11.7, 11.8, 11.9, 11.17, 14.24, 14.25, 14.28, 14.29, 14.30, 14.31
Appliance Controls	4.20, 4.21, 4.22, 4.43, 4.44, 7.7, 7.11, 7.12, 7.13, 7.14, 8.1, 8.4, 8.5, 8.6, 8.23, 8.24, 8.25, 8.26, 8.28, 8.29, 8.30, 8.37, 11.6, 11.11, 12.6, 12.11, 12.17, 12.24, 14.35, 14.36, 14.37, 14.38
Battery Chargers	4.25, 6.25, 6.26, 6.27, 6.28, 8.9
Circuit Breakers	. 5.8, 5.9, 6.25, 6.26, 6.27, 6.28, 8.18
Current Regulators	6.25, 6.26, 6.27, 6.28, 9.40, 9.41
DC Static Switches	.5.8, 5.9, 5.11, 5.13, 6.3, 6.10, 6.11, 6.12, 6.25, 6.26, 6.27, 6.28, 8.10, 8.11
DC to AC Inverters	4.12, 4.49, 4.50, 5.8, 5.9, 5.10, 5.11, 5.12, 5.13, 5.14, 5.15, 5.16, 5.17, 5.18, 5.20, 6.25, 6.26, 6.27, 6.28, 13.2, 13.6, 13.7, 13.8, 13.10, 13.11, 13.15, 13.16, 13.17, 13.23, 13.25, 13.28, 13.32
DC to DC Converters	4.12, 4.49, 4.50, 5.8, 5.9, 5.10, 5.11, 5.12, 5.13, 5.14, 5.20, 6.25, 6.26, 6.27, 6.28, 13.2, 13.11, 13.15, 13.16, 13.17, 13.23, 13.25, 13.28, 13.32
DC Power Supplies	4.25, 6.3, 6.10, 6.11, 6.12, 6.25, 6.26, 6.27, 6.28
Driver Circuits	.8.39, 8.40
Electric Vehicle Drives	4.12, 5.8, 5.9, 5.10, 5.11, 5.13, 5.14, 5.20, 13.2, 13.10, 13.11, 13.15, 13.16, 13.17, 13.23, 13.25, 13.28
Electronic Crowbars	. 8.20
Exciters for Motors & Generators	.4.25, 6.3, 6.10, 6.11, 6.12, 6.25, 6.26, 6.27, 6.28, 14.33

Applications	For Basic Circuit Possibilities See Figure Number
Flashers	.4.49, 7.14, 8.12, 8.13, 8.14, 8.15, 8.16, 14.39
Firing Circuits	(See Triggering Circuits)
	.4.49, 4.50, 4.52
Frequency Changers	4.12, 4.52, 5.8, 5.9, 5.10, 5.11, 5.12, 5.13, 5.14, 11.19, 12.16, 12.17, 13.2, 13.10, 13.11, 13.15, 13.16, 13.17, 13.23, 13.25, 13.28, 13.32, 13.44, 13.46
Ignition Firing	6.3, 6.10, 6.11, 6.12
Induction Heaters	4.12, 5.9, 5.12, 6.25, 6.26, 6.27, 6.28, 13.2, 13.10, 13.11, 13.15, 13.16, 13.17, 13.25, 13.28, 13.32
Lamp Dimmers	.4.21, 4.22, 4.23, 4.26, 4.43, 7.7, 7.15, 12.11
Latching Relays	. 14.14
Lighting Circuits	. 8.36, 9.44, 13.2, 14.42
Logic Circuits	. 14.34
	4.12, 4.25, 6.3, 6.10, 6.25, 6.26, 6.27, 6.28, 10.1, 10.3, 10.4, 10.5, 10.6, 10.7, 10.8, 10.9, 10.10, 10.11, 10.12, 13.15, 13.16, 13.17, 13.23
Motor Controls & Drives – AC	.4.12, 5.10, 5.11, 5.12, 5.20, 6.25, 6.26, 6.27, 6.28, 7.7, 10.1, 10.14, 10.15, 10.17, 10.18, 10.19, 10.20, 10.21, 12.11, 12.23, 12.24, 12.25, 12.26, 13.10, 13.11, 13.15, 13.16, 13.17, 13.23, 13.25, 13.28, 14.40
Oscillators	.4.32, 4.47, 7.14, 13.2, 13.32
Phase Controls	4.21, 4.22, 4.23, 4.25, 4.26, 4.27, 4.43, 4.44, 6.3, 6.10, 6.11, 6.12, 7.7, 7.15, 9.1, 9.14, 9.15, 9.17, 9.18, 9.20, 9.24, 9.25, 9.29, 9.30, 9.31, 9.32, 9.33, 9.34, 9.35, 9.39, 9.45, 9.46, 9.51, 9.52, 9.58, 12.6, 12.7, 12.10, 12.11, 12.24, 14.31, 14.32, 14.33, 15.18
Photoelectric Circuits	6.11, 6.12, 11.17, 14.23, 14.24, 14.25, 14.26, 14.27, 14.28, 14.29, 14.30, 14.31, 14.32, 14.33, 14.34, 14.35, 14.36, 14.37, 14.38, 14.39, 14.40, 14.42, 14.43, 14.44, 14.45, 14.46
Power Supplies	.4.25, 6.3, 6.10, 6.11, 6.12, 6.25, 6.26, 6.27, 6.28, 7.7, 9.45, 9.46, 9.51, 9.52, 9.53, 9.60, 9.61, 11.9, 11.17, 14.33
Protective Circuits	.8.17, 12.22, 14.43, 14.44, 15.14, 15.16, 15.17, 15.18, 16.15, 16.20, 17.11

App	licati	ons
-----	--------	-----

For Basic Circuit Possibilities See Figure Number

Applications	occ riguie Humber
Pulse Modulators	. 5.8, 5.9, 5.10, 5.11, 6.3, 6.10, 6.11, 6.12, 13.43
Regulated Power Supplies	.6.3, 6.10, 6.11, 6.12, 6.25, 6.26, 6.27, 6.28, 9.40, 9.41, 9.42, 9.45, 9.46, 9.51, 9.52, 9.53, 11.7, 12.11
RFI Protection	. 17.2, 17.3, 17.5
Ring Counters	.8.21, 8.22
Sensor Amplification	.8.19, 8.31, 8.32, 8.34, 8.35, 8.37, 9.30, 9.33, 9.34, 9.36, 11.9, 11.11, 11.17, 12.6, 12.7, 12.10, 12.11, 12.19, 12.26
Static Relays, Contactors	4.20, 4.27, 6.25, 6.26, 6.27, 6.28, 7.7, 11.3, 11.4, 11.5, 11.6, 11.7, 11.8, 11.9
Temperature Controls	6.3, 6.10, 7.7, 8.33, 11.3, 11.4, 11.5, 11.6, 11.7, 11.8, 11.9, 11.15, 11.16, 11.17, All of Chapter 12
Thyratron Replacements	. 4.51, 6.3, 6.10, 6.11, 6.12, 8.38
2 Selection, 548 achiest, Ventron, 539, 560 down, Avglander, 3 over, Forward Voltage, 31 over Voltage, 10 over Voltage, 10 over Voltage, 10	4.10, 4.20, 4.21, 4.23, 4.25, 4.26, 4.27, 4.30, 4.32, 4.43, 4.44, 4.45, 4.46, 4.48, 4.49, 4.50, 4.51, 4.52, 4.53, 4.54, 6.10, 6.11, 6.12, 9.57, 9.58, 9.59, 9.60, 9.61, 9.62, 9.63, 9.64, 11.3, 11.4, 11.5, 11.6, 11.7, 11.8, 11.9, 11.10, 11.11, 11.12, 11.13, 12.6, 12.7, 12.11, 12.15, 12.18, 14.26, 14.27, 17.11
Timing Circuits	. 4.30, 4.32, 8.23, 8.24, 8.25, 8.26, 8.28, 8.29, 8.30, 12.16, 14.35, 14.36
Transient Voltage Protection	6.9, 8.17, 16.15, 16.20, 17.11
Ultrasonic Generators	

INDEX

AC Contactor, 51 AC Flasher Circuits, 209 AC Line Commutated, 352 AC Line Commutation, 397 AC Motor Control, 383 AC Static Switches, 195 AC Time Delay Circuits, 216, 219, 220 Accessories - Inverter, 387 Active Stabilization, 358 Advantages - Solid State Switching, 351 Air Flow Rate (Blower Driven), 544 Alloy-Diffused Structures, 15 Alpha Analysis, Thyristor, 2 Alston 70 Process, 505 Altitude Effects on Convection Heat Transfer, 535 Amalgam - Fastening Thermocouples, 550 Ambient Temperature, 606 Amplification, Trigger Pulse, 119 Amplifying Gate, 8 Analogy, Two Transistor, 1 Analysis of Phase Control, 232 Angular Response, 415 Anode Characteristics, 71, 84 ANSI, 493, 500 Apparent Thermal Resistance, 189 Applications - Inverter, 356, 383, 399 Application Notes, 657 Arc Voltage, 452 Arrays, Triac, 191 Arrhenius Model, 560 Assemblies, Triac, 344 Asymmetric Triggering, 111 Asymmetrical Trigger Switch, 183, 111 Audio Coded Inputs, 190 Auxiliary Commutated Inverter, (Class D), 383 Avalanche Breakdown, 3 Average Current, 565 Average Current Definition, 608 Average Current Rating, 43

Back EMF, 289-294 Back-Up Plates, 16 Battery Charger, 203 Battery Vehicle Controller, 369 Belleville Spring Washers, 519 Bending Leads, 511 Beryllium Oxide Washers, 507 Bias, Gate, 79, 81, 83, 87 Bias, Gate, Positive, 79 Bidirectional Thyristor, Diode, 183 Bidirectional Thyristor, Triode, 181 Bilateral Switch, 183 Bilateral Trigger Diode (Diac), 110 Blocking Characteristics, 567 Blocking Current, 152 Blocking Current, Peak Reverse, 567 Blocking Oscillator, 98 Blocking, Reverse, 4, 10 Blocking Voltage, 5, 10, 236-240 Blower Manufacturers, 545 Blower Motor Control, 343, 344, 346, 348 Blower Selection, 544 Bombardment, Neutron, 559, 560 Breakdown, Avalanche, 3 Breakover, Forward Voltage, 81 Breakover Triggering, 182 Breakover Voltage, Forward, 11 Brightness Control, 444 Brush Life, 289 Burn-In, 558

Calibration – Force Gauge, 525 Candle Power, 422 Capacitance, Gate-Cathode, 77 Capacitance, Heat Exchanger, 492 Capacitance, Junction, 3 Capacitance, Stray, 492 Capacitive Load, 362 Capacitor Boosting, 375 Capacitor, Current Limiting, 391 Capacitor, Snubber, 157, 158 Capacitor Start Motors, 299, 304 Capacitors, Commutation, 143 Capability, Thermal, 38 Case Mounting, Soldering, 509 Case Temperature, 606 Case Temperature, Measurement, 549 Catalogues, 657 Catastrophic Failures, 561 Center Gate, 6 Characteristics, 23, 27 Characteristics, Anode, 71, 84

Characteristics, Gate, 73, 88 Characteristics, Gate, Triac, 183 Characteristics, Voltage-Current, Triac, 183 Charge Recovered, 69, 142, 157 Charge, Stored, 68, 495 Charger, Battery, 203 Charging - Resonant, 375 Check List, Selection, 600 Chopper Circuit, 133 Chopper Control, 370 Circuit Assembly Specifications, 648-650 Circuit Design, Chopper, 378 Circuit Design, PWM Inverter, 385 Circuit Turn-Off Time, 127 Clamps, Press Pak, Packages, 523 Clamps, Press Pak, Thermal Limitations, 526 Class A Inverter, 128, 354, 392 Class B Inverter, 130, 357 Class C Inverter, 131, 361, 392 Class D Inverter, 132, 383 Class E Inverter, 134 Class F Commutation, 397 Classification of Circuits, 128 Classification of Inverter Circuits, 351, 352, 354 Classification, Thyristor, 1 Clearing Time, Fuse, 455 Clearing Time Nomograph, 455 Closed Loop Systems, 326 Coefficient, Temperature, UJT, 101 Color Temperature, 419, 420, 426 Commutating dv/dt, 66 Commutating dv/dt test, 588 Commutation AC Line Commutated, 397 Commutation Capacitors, 143 Commutation Circuit Design, 385 Commutation, Class D, 383 Commutation Classes, 352, 354 Commutation dv/dt, 187 Commutation – LC Switched, 352 Commutation Methods, 127, 128, 352 Commutation, Phase Control, 246 Commutation Properties, 352, 353 Commutation - Self, 352 Comparison of Power Semiconductors, 20 Compensation, Line Voltage, 261, 262

Complementary SCR, Definition, 4 Components, Filter, 493, 494 Concurrent di/dt Rating, 54 Concurrent High Frequency Ratings, 57 Conducted Interference, 489 Conductivity — Thermal, 538 Construction, Photo SCR, 418 Contactor, AC, 51 Contacts, Pressure, 18 Contaminants, Internal, 558 Control, Cooling, 346, 348 Control, Feedback, 327 Control, Heater, 325 Control, On-Off, 335 Control, Proportional, 327, 328, 337 Control, Remote, 338 Control, Temperature, 223, 300-302, 317, 325, 346 Convection -Forced Heat Transfer, 535 Convection – Heat Transfer, 533 Cooling Control, 346, 348 Cooling - Lead Mounted, 503 Co-ordination Chart, 463 Core Design, 379 Corrosion Inhibitors, 505, 507 Counter EMF, 289-294 Counters, Ring, 213, 214 Coupler, Photo, 425, 426 Critical Rate of Rise of On-State Current Test, 582 Critical Rate of Rise of Off-State Voltage Test, 585 Crowbar, 486 Current, Average, 565, 608 Current, Average Rating, 43 Current, Blocking, 152 Current Derating, Parallel Operation, 174 Current, Fault, 447 Current, Form Factor, 241-244 Current, Forward, 2 Current, Free Wheel Diode, 236-240 Current, Gate, 2, 4, 10 Current, Gate, Negative, 75, 81 Current, Gate Trigger, Test, 570 Current Holding, 3, 30, 67, 77, 89 Current, Holding, Test, 576 Current, Holding, Tester, 577 Current, Inrush, 245, 421, 423 Current in SCR, 236-240

Current, Latching, 30, 67, 89, 316 Current, Latching, Test, 578 Current, Latching, Tester, 578 Current, Latching, Triac, 199 Current, Let-Thru, 451 Current, Limit, Pulse Width Control, 389 Current Limiter, 444 Current Limiting, 451 Current Limiting Fuse, 451 Current, Line, 232, 234 Current Measurement, 602 Current, Non-Recurrent Rating, 42, 45 Current, Peak Off-State, 567 Current, Peak Point, 99 Current, Peak Reverse Blocking, 567 Current Probe, 602 Current, Prospective Fault, 452 Current Protective Circuits, 210, 212 Current Rating, Fault, 42, 45 Current Rating - High Frequency, 56 Current Rating, Multicycle, 45, 46 Current Rating, Phase Control, 43 Current Rating, Power Tab, 43 Current Rating, Press Pak, 43 Current Rating, RMS, 44 Current Rating, Subcycle, 46 Current Rating, Welding, 49 Current Ratings, 42 Current Ratings - Rectangular, 59 Current Ratings, Sinusoidal Wave Shape, 56 Current Regulator, 262 Current, Reverse Recovery, 68 Current, RMS, 608 Current Sensing Circuit, 221 Current Sharing, 171, 176 Current Shunt, 603 Current, Surge, 30 Curve Tracer to Measure Thyristors, 595 Cycloconverters, 397 Cycloinverter, 396

Darlington Amplifier, Light Activated, 413 DC Flasher Circuits, 205, 206, 207, 208 DC Loads, 272-279 DC Motor Control, 370

DC Static Switches, 204 DC Time Delay Circuits, 215, 217, 218, 219 DC Triggering, 85 Definition, SCR, 1 Delay Circuits, AC, 216, 219, 220 Delay Circuits, DC, 215, 217, 218, 219 Delay Reactor, 141 Delay Time, 6, 8, 32, 34, 90, 151, 167 Density, Power, 52, 57 Department of Defense, 500 Derating, 560 Derating, Effects of, 560 Design, Chopper Control, 378 Design, Commutation Circuit, 385 Design, Filter, 365 Design, Flat Fin Heat Exchanger, 530 Design: Inverter Class C. 366 Design, PWM Inverter, 385 Design Trade-Off's, 599 Detector, Light, 440 Detector, Proximity, 224 Detector Specifications, 638 Detector, Threshold, 224 Diac, 25, 110, 183, 192 di/dt, 5, 6, 10, 75, 78, 91, 119. 141, 604 di/dt, Recurrent, 53 di/dt, Test, 582 di/dt, Tester, 582 di/dt, V(BO) Triggering, 55 Diffused Pellet Construction, 14 Diode, Feedback, 127 Diode, Free-Wheeling, 236-240, 371, 379, 486 Diode, Light Emitting, 423 Diode, Photo, 409 Diode, Trigger, 110 Diode, Tunnel, 23 Discharge, Resonate, 492 Distributor Sales Offices, 666 Driver, Neon Tube, 228 Duty Cycle, 59 dv/dt, 3, 9, 29, 83, 497, 604 dv/dt, Commutating, 66, 187 dv/dt Rating, 63 dv/dt, Reapplied, 63, 140 dv/dt, Static, 64 dv/dt, Suppression, 139

dv/dt, Test, 585 dv/dt, Test, Exponential, 586 dv/dt, Test, Linear, 586 dv/dt, Tester, Exponential, 586 dv/dt, Tester, Linear, 587

Effective Irradiance to Trigger, 429 Effective Thermal Resistance, 188 Effects, Ground, 490 Effects of Derating, 560 Efficiency, Luminous, 430 Efficiency, Quantum, 424 Egg Crate Curves, 455 Electric Vehicle Controller, 369 Electrical Isolation Case to Heat Exchanger, 507 Electrical Isolation Using Mylar Tape, 509 Electrical Isolation, Press Fit Packages, 508 Electrical Solution, Stud Packages, 508 Electromagnetic Interference, 489. Electromagnetic Interference Standards, 500 Electronic Flash, 441 Elevated Temperature Testing, 598 Emergency Lighting System, 226 EMF, 289-294 EMI, 307 Emissivity, Surface, 532 Emittance, Tungsten Lamps, 409 Emitter Shorts, 9, 73 Encapsulation, 16 Encapsulation Flaws, 558 Encapsulation, Plastic, 19 Equalizing Network, 150 Equivalent Circuit, Gate, 73 Equivalent Circuit, Thermal, 38 Example Design, Chopper Circuit, 380 Example Design, PWM Inverter, 386 Exponential dv/dt. Test. 586

Factor, Form, 44, 241-244, 566, 609
Failure Mechanisms, 5, 6, 7, 557, 558, 559
Failure Rate, 554, 555, 560, 561, 563
Failures, Catastrophic, 561
Fall Time, 90
False Triggering, 497

External Pulse Commutation, 352

Fan Motor Control, 300 Fast Recovery Rectifiers, 495 Fatigue, 555 Fatigue, Thermal, 16 Fault Current, 447 Fault Current Rating, 42, 45 FCC, 500 Federal Communications Commission, 489, 500 Feedback Control, 327 Feedback Diode, 127, 359, 361 F.I. Gate, 6 Field Initiated Gate, 6 Filament Temperature, 418 Filter, Harmonics, 395 Filter Components, 494 Filter Design, 365 Filter, LC, 392 Filter, Ott. 362 Filter, RFI, 490, 493 Filter, Switching, 393 Filtering, RFI, 490 Fin. Convection, 533 Fin Design, Worked Example, 539 Fin Effectiveness, 536 Fin Forced Convection Heat Transfer, 535 Fin, Radiation, 532 Flash, Electronic, 441 Flasher, 191 Flasher Circuits, AC, 209 Flasher Circuits, DC, 205, 206, 207, 208 Flat Base Package Mounting, 519 Flat Fin Heat Exchanger Design, 530 Flip Flop, 118, 204, 205 Flux Density, 379 Force Gauge, Press Pak Clamp, 525 Forced Commutation, 128 Forced Convection Trade Offs, 543 Forced Convection Heat Transfer, 53.5 Forced Cooling Design, 544 Forced Current Sharing, 176 Form Factor, 44, 241-244, 566, 609 Forward Breakover Voltage, 11 Forward Breakover Voltage, 81 Forward Characteristics, Matched, 173 Forward Current, 2 Free Wheeling Diode, 236-240, 371,

379, 486

Frequency Distribution of SCR, 490 Fullwave Motors, 291 Fuse, Application, 453 Fuse, Arc Voltage, 452 Fuse, Clearing Time, 455 Fuse, Current Limiting, 451 Fuse Ratings, 453 Fuse, SCR Application Chart, 455 Fuse, SCR Coordination, 451 Fusing, Inverters, 389

G-4. 175 G-7, 175 Gain, Turn-Off, 12 Gamma Radiation, 8, 559, 560 Gas-Filled Lamps, 421 Gate, Amplifying, 8 Gate Bias, Positive, 79 Gate Bias, 79, 81, 83, 87 Gate Blocking Protection, 466 Gate-Cathode Capacitance, 77 Gate-Cathode Equivalent Circuit, 73 Gate Cathode Impedance, 78 Gate Cathode Inductance, 78 Gate-Cathode LC Resonant Circuit, 79 Gate Cathode Resistance, 76 Gate, Center, 6 Gate Characteristics, 73, 88, 166 Gate Circuit Damage, 81, 85, 86 Gate Connection, Parallel, 116 Gate Current, 10 Gate Currents, Negative, 75, 81 Gate, Equivalent Circuit, 73 Gate, Field Initiated, 6 Gate, Interdigitated, 9 Gate Junction, 83, 182, 184 Gate Losses, 37 Gate, N+, 8 Gate, Point, 6 Gate Power, 85, 86, 87 Gate, Remote, 182, 185 Gate, Side, 6 Gate Source Impedance, 76 Gate Structures, 6 Gate Test, Anode Supply, 571 Gate Test Circuits, 572-575 Gate Test, Curve Tracer, 596 Gate Test, Gate Supply DC, 572 Gate Test, Gate Supply Pulsed, 573 Gate Test, Low Current SCR's, 574 Gate Transients, 499

Gate Trigger Characteristics, Triacs, 183 Gate Trigger Current, 2, 4, 10 Gate Trigger Current, Test, 570 Gate Trigger Voltage, Test, 570 Gate Triggering, 71, 85 Gate Turn-Off Switch, 12 Gauge, Clamp Force, 525 GE-MOV, 159, 477, 481 GE-MOV Specification, 656 Generators, Trigger Pulse, 98 Glass Passivation, 20 Graphical Symbols, 23-25 Grease, Thermal, 505 Ground Effects, 490 Guggi Circuit, 358

Half Wave Motors, 288 Handling of Press Paks, 529 Hard Solder, 16 Hardware Kits, 507 Hardware Kits, Insulated, 512 Harmonic Reduction, 395 Head Loss, 544 Heater Control, 325 Heat Exchanger, Blower Selection, 544 Heat Exchanger, Finish, 505 Heat Exchanger, Flat Fin, 530 Heat Exchanger, Flatness, 505 Heat Exchanger, Manufacturers, 545 Heat Exchanger Selection, 530 Heat Exchanger Selection Guide, 542 Heat Exchanger Selection. Liquid Cooled, 546 Heat Exchanger, Smoothness, 505 Heat Exchanger, Surface Preparation, 505 Heat Exchanger, Time Constant, 41 Heat Exchanger, Volume Requirements, 542 Heat Exchangers, Commercial, 541 Heatsink, 16, 613 Heatsink, Capacitance, 492 Heatsink, Transient Effects, 41 Heat Transfer, Convection, 533 Heat Transfer, Forced Convection, 535 Heat Transfer, Liquid Cooled, 546 Heat Transfer, Radiation, 532 High Frequency Current Ratings, 56 High Frequency Voltage Ratings, 63 High Voltage Switch, 437 Holding Current, 3, 30, 67, 77, 89 Holding Current Test, 576 Holding Current Tester, 577 Hole Storage, 5, 10

Impedance, Capacitor, 494 Impedance, Gate-Cathode, 78 Impedance, Gate, Source, 76 Impedance, Inductor, 494 Incandescent Lamps, 245 Indicator, Transient Voltage, 475 Indirect Feedback, 331 Inductance, Gate Cathode, 78 Induction Motors, 287, 298-305 Inductive Kick, 247 Inductive Loads, 241-244, 265 Input Filter Impedance, 363 Inquiries, 657 Inrush Current, 245, 421, 423 Insulated Hardware Kits, 512 Integrated Phase Control, 267, 303 Intensity, Light, 426, 427 Interaction, 497 Interbase Resistance, 101 Interdigitated Gate, 9 Interface, Low Level Logic, 191 Interface, Thermal, 504, 506 Interface, Thermal Grease, 505, 507 Interface Thermal Resistance. Power Pac, 516 Interface Thermal Resistance for Power Tab SCR's, 513 Interference, 489 Interference, Radiated, 496 Interference with Radio & TV, 307 Internal Contaminants, 558 International Sales Offices, 666 Inverter Applications, 356, 383 Inverter, Auxiliary Commutated, 383 Inverter Circuit Configurations, 353 Inverter Circuit Definition, 351 Inverter, Class A, 128, 352, 354, 392 Inverter, Class B, 130, 352, 357 Inverter, Class C, 131, 352, 361, 392 Inverter, Class D, 132, 352 Inverter, Class E. 134, 352 Inverter, Class F, 352 Inverter Class Properties, 352 Inverter Commutation Methods, 128 Inverter Design, Class C, 366

Inverter, Guggi Circuit, 358 Inverter, McMurray Bedford, 361 Inverter, Overcurrent Protection, 389 Inverter, PWM, 383 Inverter, Reactive Load Operation, 388 Inverter, RFI, 489 Inverter, Sinewave Output, 355, 357, 362, 383, 392 Inverter Trigger Circuits, 118 Inverter, UPS, 383 Irradiance, 427 Irradiance Calculations, 430 Irradiance, Effective to Trigger, 429 Isolation, Electrical, Case to Heat Exchanger, 507 Isolation, Thermal, Press Fit Packages, 508 Isolation, Thermal, Stud Packages, 508 Isolation Using Mylar Tape, 509 I Squared t (I2t), 32 I2t Ratings, 45, 46

Jones Chopper Circuit, 133, 369 Junction Capacitance, 3 Junction, Gate, 83, 182, 184 Junction Temperature, 35

Kick, Inductive, 247

Lambda, 554, 556, 560 Lamp, Inrush, 245 Lamp, Solid State, 421 Lamps, 245 Lamps, Gas Filled, 421 Lamps, Tungsten, 419-423, 426 LASCR, 414, 417 LASCS, 418 Laser Pulser, 397 Latching Current, 30, 67, 89, 316 Latching Current Test, 578 Latching Current Tester, 578 Latching Current, Triac, 199 Lateral Resistance, 9, 73 Layout, 499 Layout, Wiring, 490 LC Filter, 392 LC Resonance, Current Limit, 390 LC Switched Commutation, 352 Lead Bending, 511 Lead Configuration, Power Pac, 516

Lead Configuration, Power Tab, 512 Lead Mounted Device Cooling, 503 LED Specifications, 640, 641 Let-Thru Current, 451 Level Control, 226 Light Activated Darlington Amplifier, 413 Light Activated High Power SCR's, 433, 434, 437 Light Activated High Voltage Switch, 437 Light Activated Logic Circuits, 438 Light Activated Motor Control, 442 Light Activated Phase Control, 436 Light Activated Relay, 432, 435 Light Activated SCR, 4 Light Activated Silicon Controlled Switch (LASCS), 418 Light Activated Thyristor, LASCR, 414 Light Activated Triac, 434, 435 Light Activated Zero Voltage Switch, 435 Light Control, 264 Light Detector, 440 Light Emitting Devices, 419 Light Emitting Diode, 423 Light Intensity, 426, 427 Light Sensing Circuits, 439, 440, 441 Light Sensitive Transistor, 411 Light Sensitivity, 416 Light Sources, 431 Light Triggering, 161, 162 Light Triggering Characteristics, 415 Lighting, 245 Lighting System, Emergency, 226 Lightning Transient, 470 Limiter, Current, 444 Line Voltage Compensation, 261, 262 Linear dv/dt Test, 586 Linear Phase Control, 333 Liquid Cooling, 546 Liquid Level Control, 226 Liquid Selection for Heat Exchangers, 548 Load Current, 232, 234 Load Impedance, 363 Load Power Factor Effect, 355, 359 Load Regulation, 391 Load Voltage, 232, 234, 236-240

Locked Rotor, 378
Logic, Low Level, Interface, 191
Logic Circuits, Light Activated, 438
Losses, Gate, 37
Losses, High Frequency, 58-60
Losses, On-State, 37
Losses, Switching, 56, 57
Lot Tolerance Percent
Defective, 554
Low Level Logic Interface, 191
LTPD, 4, 554, 556
Lubricant, Thermal Grease, 505, 507
Luminous Efficiency, 430

Magnetic Amplifier Trigger Circuit, 96 Matched Characteristics, 173 Material, Thermal Properties, 538 McMurray Bedford Inverter, 332, 361 Mean Time Between Failures, 554 Measuring Transients, 473 Measurement, Case Temperature, 549 Measurement, Current, 602 Measurement, Temperature, 606 Measurement, Temperature of Power Pack Package, 514 Measurement, Voltage, 602 Mechanism, Turn-Off, 4 Mechanisms, Failure, 557 Metal Oxide Varistor, 159, 477, 481 481,656 Meter, Peak Recording, 474 Mica Washers, 507 Modes of Triggering, Triac, 183-184 Monitor, Temperatures, 222 Morgan Circuit, 130, 352 Motor Control, AC, 383 Motor Control, DC, 370 Motor Control, Light Activated, 442 Motors, Back EMF, 287, 289-294 Motors, Brush Life, 289 Motors, Capacitor Start, 299, 304 Motors, Fan Control, 300 Motors, Fullwave, 291 Motors, Halfwave, 288 Motors, Induction, 287, 298-305 Motors, Induction Starter, 304-305 Motors, Phase Control, 287 Motors, PM, 292 Motors, Reversing, 297, 303-304

Loads, Inductive, 241-244

Motors, Rotor Resistance, 300 Motors, Series, 288 Motors, Shunt Wound, 292 Motors, Speed Control, 287 Motors, Split Phase, 299 Motors, Universal, 287 Mounting Clamps for Press Pak Packages, 523 Mounting, Flat Base Packages, 519 Mounting, Interface Resistance, 504, 506 Mounting, Multiple Unit, 527 Mounting, Power Pac Package, 514, 515 Mounting, Power Tab, 511 Mounting, Press Fit Package, 517 Mounting, Press Pak Package, 522 Mounting, Stud Packages, 518 Mounting, Temperature Cycling, 519 Mounting, to Heat Exchangers, 504 Mounting, Torque, 519 Mounting, Unit Pak Package, 529 MTBF, 554 Multicycle Current Rating, 45, 46 Mylar Tape, Isolation, 509

N* Gate, 8
Negative Gate Currents, 75, 81
Negative Pulse Triggering, 94
Negative Resistance, 71, 98, 100
NEMA, 493, 500
Neon Lamp Trigger, 114
Neon Trigger, 296
Neon Tube Driver, 228
Neutron Bombardment, 8, 559, 560
Noise, Electrical, 490
Noise, SCR, 490
Non-Recurrent Current Rating, 42, 45
Non-Repetitive Voltage, 29
Nuclear Radiation, 559, 560

Off-State, 4, 60
Off-State Test on Curve Tracer, 596
Offices, Sales, 660
Oil, Thermal Lubricant, 506, 507
On-Off Control, 335
On-State, 2, 28
On-State Losses, 37
On-State, Voltage Test,
High Level, 580
On-State, Voltage Test,
Low Level, 579

On-State, Voltage Test on Curve Tracer, 597 On-State Voltage Tester, 581 "One Shot" SCR Trigger Circuit, 202 Optical Triggering, 161, 162 Optocoupler, 425 Optoelectronic Specifications, 638-641 Oscillator, Blocking, 98 Oscillator, Relaxation, 98 Oscillators, 98 Ott Filter, 362 Output Voltage Switching, 393 Overcurrent Protection for Inverters, 389 Overload Protection, 447

PA436, 303 Package Configurations, Power Tab, 512 Package, Plastic, 19 Parallel Gate Connection, 116 Parallel Operation, 149, 165 Parallel Mounting, Press Paks, 527 Parallel Triggering, 178 Passivation, Glass, 20 Passivation, Planar, 15 Passive Stabilization, 358, 361 Peak Off-State Current Test, 567 Peak Off-State Voltage Test, 567 Peak On-State Voltage Test, 579 Peak Point Voltage or Current, 99 Peak Reading Voltmeter, 569 Peak Recording Meter, 474 Peak Reverse Blocking Current, 567 Peak Reverse Voltage, 236-240, 567 Peak Value, 567 Pellet, Diffused Construction, 14 Pellet, Fabrication, 14 Pellet, Structure, Triac, 182 Permanent Magnet Motors, 292 PFV Rating, 61 Phase Control, 91, 95, 114, 117, 231, 331 Phase Angle, Maximum Cutoff, 278 Phase Control, Current Rating, 43 Phase Control, DC Loads, 272-279 Phase Control, Frequency Selective, 260 Phase Control, Inductive

Load, 241, 265

Phase Control, Integrated Circuit, 267, 282

Phase Control, Light Activated, 436 Phase Control, Motors, 287-305 Phase Control, Negative Ramp, 267 Phase Control, Pedestal, 256 Phase Control, Polyphase, 276 Phase Control, Ramp, 254 Phase Control, Ramp & Pedestal, 257 Phase Control, RC, 91 Phase Control, Triac, 252 Phase Control, Trigger Circuit, 249 Phase Shift Trigger Circuits, 95 Phase, Three, 276 Photo Darlington Amplifier, 413 Photo Diode, 409 Photo SCR Construction, 418 Photo Thyristor (LASCR), 414 Photo Transistor, 411 Pilot SCR, 6, 74, 120, 272 Planar Passivation, 15 Plastic Encapsulation, 19 Plates, Back-Up, 16 Plating, Nickel or Cadmium, 505 PM Motors, 292 Point Gate, 6 Polyphase Application, 276, 399 Polyphase Phase Control, 276 Positive Gate Bias, 79 Post, Liquid Cooled, 547 Power Density, 52, 57 Power Dissipation, 36, 155 Power Dissipation. High Frequency, 58-60 Power Factor, Load, 355, 359, 387 Power, Gate, 85, 86 Power Pac Package, Interface Thermal Resistance, 516 Power Pac, Lead Configuration, 516 Power Pac, Package Mounting, 514, 515 Power Pac, TO-66 Mounting, 515, 516 Power Tab, Current Rating, 43 Power Tab, Lead Bending, 511 Power Tab Mounting, 511 Power Tab Package Configurations, 512 Press Fit Insolation, 508 Press Fit Package Mounting, 517 Press Pak. 18 Press Pak, Clamp, Thermal Limitations, 526

Press Pak, Clamping Requirements, 523 Press Pak, Current Rating, 43 Press Pak, Handling, 529 Press Pak, Mounting Clamp, 524 Press Pak, Package Mounting, 522 Press Pak, Parallel Mounting, 527 Press Pak, Series Mounting, 528 Press Pak Vs Stud, 542 Pressure Contacts, 18 Pressure Drop, 544 Pressure Switches, 190 Probe, Current, 602 Programmable UIT, 25, 105 Properties, Water, 549 Proportional Control, 327, 328, 337 Prospective Fault Current, 452 Protection, Co-ordination, 449 Protection, Gate Blocking, 466 Protection, Overcurrent, 447 Protection, Redundancy, 464 Protection, Surface, 558 Protection, Systems, 447 Protective Circuits, Current, 210, 212 Protective Circuits, Voltage, 209 Proximity Detector, 224 Pulse Amplification, 119 Pulse Circuits for Light Emitters, 445, 446 Pulse Modulator Switches, 397 Pulse Tranformers, 115 Pulse Triggering, 87 Pulser SCR, 397 PUT, 25, 105 PUT Specifications, 636 PWM Inverter, 383

Quality, 553 Quantum Efficiency, 424

Radar Modulators, 397
Radiated Interference, 490, 496
Radiation, Gamma, 559, 560
Radiation, Nuclear, 559, 560
Radiation, Thermal, 532
Radiation Tolerance, 559, 560
Radio Frequency Interference, 489
Radio Frequency Interference
Standards, 500
Ramp & Pedestal, 257, 333
Ratcheting, Thermal, 519

Rate of Rise of Current, 141 Rate of Rise of Voltage, 139 Ratings, 27, 42 Ratings, Current, 42 Ratings, di/dt, 52 Ratings, di/dt, Concurrent, 54 Ratings, dv/dt, 63 Ratings, Fuse, 453 Ratings, High Frequency, 56 Ratings, I2t, 45, 46 Ratings, Inductive Loads, 241-244 Ratings, PFV, 61 Ratings, Rectangular, High Frequency, 58 Ratings, References, 69 Ratings, Subcycle, 46 Ratings, Surge, 45, 46 Ratings, Voltage, 60 Ratings, Voltage (High Frequency), 63 RC Phase Control, 91 Reactive Load, 388 Reactor, Delay, 141 Reactor, Saturable, 141 Reapplied dv/dt, 29, 65, 140 Recombination, 10 Recovered Charge, 69, 142, 155 Recovery Characteristics, 68 Recovery Current, 68 Recovery, Reverse, 142, 495 Recovery Time, 32, 68 Rectangular, High Frequency Ratings, 58 Rectifier Diode, Free Wheeling, 371, 379 Rectifier, Fast Recovery, 495 Rectifier, Feedback, 359, 361 Rectifier, Reverse Recovery, 495 Rectifier, RFI, 495 Rectifier & SCR Module Specification, 651-653 Rectifier Snap Off, 495 Rectifier Specifications, 642-6 Redundancy, for Fault Protection, 464 Reed Switch, 190 Reference Point, Thermal for Power Tab, 512 References, Ratings, 69 Regulation, Load, 391, 355, 359, 383, 387 Regulator, Current, 262

Regulator, Light, 264 Regulator, Voltage, 252 Relaxation of Studs, 519 Relaxation Oscillator, 98 Relay, Light Activated, 432-435 Relay, Resonant Reed, 190 Relay, Solid State, 196, 200 Reliability, 553, 554, 555, 563 Reliability Screens, 563 Remote Base Transistor, 13, 228, 318 Remote Control, 338 Remote Gate, 182, 185 Resistance, Apparent Thermal, 189 Resistance, Effective Thermal, 188 Resistance, Gate-Cathode, 76 Resistance, Interbase, 101 Resistance, Lateral, 9, 73 Resistance, Negative, 71, 98, 100 Resistance, Rotor, 300 Resistance, Shunt, 152 Resistance, Thermal, 31, 34, 37 Resistance, Thermal, Press Pak, 595 Resistance Thermal, Test, 591 Resistance, Thermal, Tester, 594 Resistance, Triac Thermal, 188 Resonant Charging, 375 Resonant Circuit, Gate Cathode, 79 Resonant Discharge, 492 Resonant Loads, 392 Resonant-Reed Relays, 190 Response, Angular, 415 Response, Spectral, 416 Reverse Blocking, 4, 10 Reverse Recovery, 142 Reverse Recovery Characteristics, 68 Reverse Recovery Current, 68 Reverse Recovery Time, 32 Reverse Voltage, 61 Reverse Voltage Test on Curve Tracer, 596 Reversing Drives, 297 Reversing, Motor, 303, 304 RFI, 307 Ring Counters, 213, 214 Rise Time, 90 RMS Current Definition, 608 RMS Current Rating, 44 RMS Value, 565 Rotor Resistance, 300

Sales, Distributor, 660 Sales Offices, 660 Sample Sizes, 554, 555, 556, 560 Sampling Plan, 554, 556 Saturable Reactor, 141 Saturable Reactor, Trigger Circuits, 96 SBS, 110, 183 SCR Selector Chart, 616, 623 SCR Specifications, 617, 628 SCR Stack Assemblies, 599 SCR, Turn-On, 492 Screens, Reliability, 563 SCS, 4, 113 Selecting a Heat Exchanger, 530 Selection Check List, 600 Selection Guide, Heat Exchangers, 542 Selection, Thyristor, 599 Selector Chart, SCR, 616, 623 Selenium Components, 654-655 Self Commutated Inverter, 352 Semiconductor Trigger-Pulse Generators, 98 Sensing Circuit, Current, 221 Sensing Circuit, Voltage, 224 Sensing Circuits, Light, 439-441 Sensitivity, Light, 416 Series Motors, 288 Series Mounting Press Paks, 528 Series Operation, 149 Servo, Reversing Drive, 297 Sharing, Current, 171, 176 Sharing, Voltage, 159 Shielding, 491, 496 Shielding Materials, 496 Short Circuits, 447 Shorted Emitter, 9 Shorts, Emitter, 9, 73 Shunt, Current, 603 Shunt Resistance, 152 Shunt Wound Motors, 292 Side Gate, 6 Silicon Bilateral Switch, 110, 183 Silicon Controlled Switch, 26, 113 Silicon Unilateral Switch, 109 Sine Wave Inverter, 355, 357, 383, 392 Sink, Heat, 16, 613 Sinusoidal Wave Shape Current Ratings, 56 Slave Triggering, 94, 163, 200 Snap-Off, Rectifier, 495 Snap-On, 252

Snubber, 151, 157 Snubber Capacitor, 157, 158 Snubber Circuits, 83, 139, 481 Snubber, Triac, 187 Soft Solder Construction, 18 Soft Start, 259, 260 Soft Stop, 259 Solder, Case Mounting, 509 Solder, Hard, 16 Solder, Soft, 18 Solid State Lamp, 423 Solid State Lamp Specifications, 640-641 Solid State Relay, 196, 200 Sources, Light, 431 Specifications, Circuit Assemblies, 648-650 Specifications, GE-MOV, 656 Specifications, LEDS, 640-641 Specifications, Optoelectronics, 638-641 Specifications, PUT, 636 Specifications, Rectifiers, 642-647 Specifications, Rectifier & SCR Modules, 651-653 Specifications, SCR, 617-628 Specifications, Switches, 636-637 Specifications, Thyrectors, 655 Specifications, Triac, 629-632 Specifications, Triac Triggers, 633-637 Specifications, Unijunctions, 634-636 Spectral Distributions of LED & Light Sensitive Devices, 427 Spectral Response, 416 Speed, Switching, Light Sensitive Devices, 412 Split Phase Motors, 299 Spreading, Heat, 509, 510 Spring Washers, 519 Stability, 588 Stability, Thermal, 555 Stabilization, Active & Passive, 358 Standards, RFI, 500 Start Switch, 304-305 Saturation of SCR's, 72 Static AC Switches, 195 Static DC Switches, 204 Static dv/dt, 64 Static Switching, 189 Storage, Hole, 5, 10 Storage Temperature, 35

Stored Charge, 68, 495 Structural Flaws, 557 Structure, Pellet, Triac, 182 Stud Isolation, 508 Stud Package Mounting, 518 Stud Torque, 519 Subcycle Current Rating, 46 Subscripts, 27 Supply Voltage Regulation, 396 Suppresison Techniques, 477 Suppression, Voltage, 477 Surface Preparation, 505 Surface Protection, 558 Surface Thermal Emissivity, 533 Surge Current, 30 Surge Ratings, 45, 46 SUS, 109 Switch, Gate Turn-Off, 12 Switch, Reed, 190 Switch, Start, 304-305 Switch, Touch, 224 Switches, AC Static, 195 Switches, DC Static, 204 Switches, Pressure, 190 Switches, Specifications, 636-637 Switches, Timer, 190 Switching Interval, 40 Switching Losses, 56, 57 Switching Speed, Light Sensitive Devices, 112 Switching Static, 189 Switching, Zero Voltage, 201, 307, 334 Symbols, 33 Symbols, Graphical, 23-25 Syncronization, Relaxation, Oscillators, 117 Synchronous Switching, 201, 307

Tachometer, 302-303
Temperature, Case, 606
Temperature Coefficient, UJT, 101
Temperature, Color, 419, 420, 426
Temperature Control, 223, 300-302, 317, 325
Temperature Cycling Effects, 519
Temperature, Elevated, Testing, 598
Temperature, Filament, 418
Temperature, Junction, 35
Temperature Measurement, 549, 606
Temperature Measurement, Power
Pac, 514

Temperature Measurement, Power Tab, 512 Temperature Monitor, 222 Temperature Rise, 37 Temperature, Storage, 35 Test Circuits for Thyristors, 565-598 Theory of Operation, 1 Thermal Capacity, 38 Thermal Circuit, 38 Thermal Conductivity, 538 Thermal Considerations, Press Pak Clamping, 526 Thermal Fatigue, 16 Thermal Grease, 505, 507 Thermal Impedance, Transient, 37, 38, 39, 40, 540 Thermal Properties of Materials, 538 Thermal Radiation, 532 Thermal Ratcheting, 519 Thermal Resistance, 31, 34, 37, 612 Thermal Resistance, Apparent, 189 Thermal Resistance, Case to Heat Exchanger, 504, 506 Thermal Resistance, Effective, 188 Thermal Resistance, Interface For Power Tab SCR's, 513 Thermal Resistance Test, 591 Thermal Resistance Test, Press Pak. 595 Thermal Resistance Tester, 594 Thermal Resistance, Triac, 189 Thermal Stability, 555 Thermal Lubricant, Oil, 506, 507 Thermistor Control Circuits, 329 Thermocouples, Used for Case Temperature Measurement, 540 Thermostat, 190 Thermostat Control, 346 Threshold Detector, 224 Thyratron Replacement, 227 Thyrector, 480 Thyrector Specifications, 655 Thyristor Alpha Analysis, 2 Thyristor, Bidirectional Triode, 181 Thyristor Classification, 1 Thyristor Definition, 1 Thyristor Design Trade-Offs, 5 Thyristor Triggering, 3 Thyristor Selection, 599 Thyristor Two Transistor Analogy, 1 Time, Clearing, 455 Time Constant, Heat Exchanger, 41

Time, Delay, 6, 8, 32, 34, 90, 151, 167 Time Delay Circuits, AC, 216, 219, 220 Time Delay Circuits, DC 215, 217, 218, 219 Time, Fall, 90 Time, Recovery, 68 Time, Reverse Recovery, 32 Time, Rise, 90 Time, Turn-Off, 5, 10, 124, 247, 248 Time, Turn-Off, Circuit, 127 Time, Turn-Off Test, 589 Time, Turn-Off, Tester, 590 Time, Turn-On, Gate Controlled, 584 Time, Turn-On, Tester, 584 Timer Switches, 190 TO-66 Package, Power Pac Equivalent, 515, 516 TO-220 Package, See Power Pac, 514 Tolerance, Radiation, 559-600 Torque, Stud, 519 Touch Switch, 224 Trade-Off's in Thyistor Design, 5 Trade-Off's, Design, 599 Transformer, Voltage Transient, 485 Transformers, Pulse, 115 Transient Effects, Heat Sink, 41 Transient, Gate, 499 Transient Thermal Impedance, 37, 38, 39, 40, 540 Transient, Trigger Circuit, 498 Transient Voltage Indicator, 475 Transients, 489 Transients, Voltage, 469 Transistor Action in SCR, 1 Transistor, Darlington, Light Activated, 413 Transistor, Light Sensitive, 411 Transistor, Photo, 411 Transistor, Remote Base, 13, 228, 318 Triac, 26, 181 Triac Arrays, 191 Triac Assemblies, 344 Triac Circuits, 192 Triac, Commutation, 186 Triac, Commutation dv/dt, 66 Triac, Light Activated, 434, 435 Triac Pellet Structure, 182 Triac Specifications, 629-632 Triac, Speed Control, 493 Triac, Theory, 184 Triac, Thermal Resistance, 188

Triac Trigger Specifications, 633-637 Triac Triggering, 314 Triac, Turn-On, 492 Trigger Angles, Maximum & Minimum, 249 Trigger, Asymmetrical, 183 Trigger Characteristics, Triac, 183 Trigger Circuit, Mag Amp, 96 Trigger Circuit, SCR One-Shot, 202 Trigger Circuits, 85, 88, 91 Trigger Circuits, di/dt Test, 584 Trigger Circuits, Interaction, 498 Trigger Circuits, Inverter, 118 Trigger Circuits, Phase Control, 249 Trigger Circuits, Phase Shift, 95 Trigger Circuits, Saturable Reactor, 96 Trigger Diode, Bilateral, 110 Trigger, Light, 161, 162 Trigger, Neon, 296 Trigger, Neon Lamp, 114 Trigger Pulse Amplification, 119 Trigger Pulse Generators, 98 Triggering, 3, 604 Triggering, Asymmetrical, 111 Triggering, Breakover, 182 Triggering Characteristics, Light, 415 Triggering, DC, 85 Triggering, False, 497 Triggering, Gate, 71, 85 Triggering Modes of Triacs, 183, 184 Triggering, Negative Pulse, 94 Triggering, Optical, 161, 162 Triggering, Parallel, 178 Triggering Process, 71 Triggering, Pulse, 87 Triggering, Simultaneous, 160 Triggering, Slave, 94, 163, 200 Triggering Triacs, 183, 314 Triggering, V(BO), di/dt Capability, 55 Tubing Manufacturers, 549 Tungsten Lamp Emittance, 409 Tungsten Lamps, 419-423, 426 Tunnel Diode, 23 Turn-Off, 5 Turn-Off Current Gain, 12 Turn-Off Mechanism, 4 Turn-Off Methods, 127 Turn-Off Switch, 12 Turn-Off Time, 5, 10, 124 Turn-Off Time Extender, 247-248

Turn-Off Time Test, 589
Turn-Off Time Tester, 590
Turn-Off Time Variation, 125, 126
Turn-On, 2, 71, 88, 90, 74, 492
Turn-On Time, Gate Controlled, 584
Turn-On Time Tester, 584
Turn-On Voltage, 55
Turn-On Voltage Test, 583
Turn-On Voltage Tester, 583
Two Transistor Analogy, 1

UJT, 183 UJT, Programmable, 25 UJT, Temperature Coefficient, 101 UJT, Transient Suppression, 498 Unijunction Specifications, 634-636 Unijunction Transistors, 100, 183 Unit Pak Package Mounting, 529 Universal Motors, 287 UPS Inverter, 383

Varistor, Metal Oxide, 159 V(BO) Triggering, di/dt Capability, 55 V_{DE} , 501 V_{DM}, 63 V_{DRM}, Off-State Blocking Voltage, 61 Vehicle, Electric Controller, 369 Voltage, Blocking, 5, 10 Voltage - Current Characteristics, Triac, 183 Voltage, Forward Break-Over, 11, 81 Voltage, Gate Trigger, Test, 570 Voltage, Measurement, 602 Voltage, Non-Repetitive, 29 Voltage, Peak Off-State, 567 Voltage, Peak On-State, Test, 579 Voltage, Peak Point, 99 Voltage, Peak Reverse, 236-240, 567 Voltage Protective Circuits, 209, 212 Voltage Ratings, 60

Voltage Ratings, High Frequency, 63
Voltage Regulation, 355, 359, 383, 387, 396
Voltage Regulator, 262
Voltage Sensing Circuit, 224
Voltage Sharing, 159
Voltage Transients, 469
Voltage, Turn-On, 55
Voltage, Turn-On, Test, 583
Voltage, Turn-On, Tester, 583
Voltage, Turn-On, Tester, 583
Voltage, Turn-On, Tester, 589
Volume Requirements, Heat
Exchanger, 542
VRRM & VRSM (Reverse Voltage), 61

Washers, Belleville, 519
Water Cooling, 547
Water Properties for Liquid
Cooling, 549
Watt Second Loss Curves, 58, 60
Wave Length, 423
Welding, Current Rating, 49
Wiring Layout, 490

X/R Ratio, 452

Zero-Voltage Switch, Light Activated, 435 Zero-Voltage Switching, 201, 307, 334, 497 Zero-Voltage Switching Circuits, CSCR, 312 Zero Voltage Switching Circuits, Discrete Transistor, 310, 312, 315 Zero Voltage Switching Circuits, IC, 316 Zero Voltage Switching Circuits, SCR, 313 Zero Voltage Switching, High Frequency, 320 Zero Voltage Switching, Three Phase, 321



